Cadence, GlobalFoundries to Qualify Pegasus Verification System
September 17, 2021 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced that the Cadence® Pegasus™ Verification System is now qualified for the GlobalFoundries® (GF®) 12LP/12LP+ and 22FDX™ technologies. The collaboration with GF confirmed that the Pegasus Verification System meets the rigorous accuracy and runtime targets customers have come to expect with physical verification for these advanced GF nodes. GF-qualified rule decks are now available to help customers who are designing and taping out hyperscale, aerospace, 5G communications, consumer and automotive applications ramp up quickly.
The Pegasus Verification System offers several benefits to customers designing on GF 12LP/12LP+ and 22FDX technologies. Architected from the ground up to provide massively scalable runs, the Pegasus Verification System provides fast turnaround times and more predictable design cycle times with design rule checks (DRC), layout versus schematic (LVS), metal fill and design-for-manufacturing (DFM) . It features tight in-design integration with Cadence’s Innovus™ Implementation System and Virtuoso® platform, providing improved productivity and checks throughout the implementation flow. Also, designers can easily fulfill mandatory DFM requirements by leveraging integrated hotspot detection with seamless automated fixing.
“Our collaboration with Cadence helps ensure that customers can use the qualified Pegasus Verification System to create high-quality designs in high-growth markets using our 12LP/12LP+ and 22FDX platforms,” said Richard Trihy, vice president of customer design enablement at GF. “Through the availability of the collateral, we’re also giving customers a fast path to adoption so they can quickly start reaping the benefits of our technologies.”
“Cadence and GF worked together on the Pegasus Verification System qualification to provide customers with added confidence that they can achieve DRC, LVS, metal fill and mandatory DFM requirements on GF’s advanced technologies and get to market faster,” said Michael Jackson, corporate vice president, R&D in the Digital & Signoff Group at Cadence. “The Pegasus Verification System provides customers with a compelling offering, given its massive scalability and tight integration with Innovus Implementation and the Virtuoso platform, providing faster physical verification cycles and shorter iterations, which enables them to stay in front of the competition.”
The Pegasus Verification System is part of the broader Cadence digital full flow, which provides optimal power, performance and area (PPA) with a faster path to design closure and supports Cadence’s Intelligent System Design™ strategy, enabling SoC design excellence.
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.