-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueOpportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
Manufacturing Know-how
For this issue, we asked our expert contributors to share their thoughts on the absolute “must-know” aspects of fab, assembly and test that all designers should understand. In the end, we’re all in this together.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Brooks' Bits: How Many Vias Does It Take To…?
May 4, 2016 | Douglas G. BrooksEstimated reading time: 2 minutes
Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.
OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.
During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:
The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.
But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.
If there was ever a result that cried out “show me,” this was it.
So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.
Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces.
To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.
Suggested Items
ASMPT to Exhibit Smart Manufacturing at IPC APEX EXPO 2024
03/27/2024 | ASMPTWith its innovative, data-driven Intelligent Factory concept and a comprehensive hardware and software portfolio around SMT production, market and innovation leader ASMPT will be a major presence at the IPC APEX EXPO 2024, the industry’s main event in California.
Mycronic to Showcase More Versatile, High-productivity Assembly Solutions at IPC APEX EXPO 2024
03/27/2024 | MycronicMycronic, the leading Sweden-based electronics assembly solutions provider, will continue to respond to growing customer demand for high-flexibility, high-productivity solutions for zero-defect PCB assembly at IPC APEX EXPO 2024 in Anaheim, CA on April 9 - 11.
TRI Launches New Advanced Packaging 3D CT AXI Solution
03/26/2024 | TRITest Research, Inc. (TRI) proudly announces the launch of the SEMI 3D CT AXI solution, TR7600F3D SII Plus, marking a paradigm shift in precision and reliability for high-reliability electronics manufacturing, such as the Advanced Packaging Industry.
Blackfox Ready for IPC APEX EXPO 2024
03/26/2024 | Andy Shaughnessy, I-Connect007Blackfox Training Institute offers IPC-certified training for a myriad of PCB assembly techniques and standard certifications. With many technologists beginning to eye retirement, this training is at a premium. I recently spoke with Jamie Noland, director of training and education for Blackfox, about the company’s latest educational efforts, and his plans for the upcoming IPC APEX EXPO, where Blackfox will be exhibiting.
iNEMI/IPC White Paper on Complex Integrated Systems Highlights Future Technology and Manufacturing Ecosystem Needs
03/25/2024 | IPCToday’s system solutions combine more varied functionality, such as digital, analog, optical, micro-mechanical, etc., packed into smaller form factors. As a result, electronics manufacturing has to deliver increasingly complex integration of diverse technologies with system designs that blur the distinction between chip, package, board, and assembly.