-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSilicon to Systems: From Soup to Nuts
This month, we asked our expert contributors to weigh in on silicon to systems—what it means to PCB designers and design engineers, EDA companies, and the rest of the PCB supply chain... from soup to nuts.
Cost Drivers
In this month’s issue of Design007 Magazine, our expert contributors explain the impact of cost drivers on PCB designs and the need to consider a design budget. They discuss the myriad design cycle cost adders—hidden and not so hidden—and ways to add value.
Mechatronics
Our expert contributors discuss the advent of mechatronics in PCB design, the challenges and opportunities this creates for circuit board designers, and the benefits—to the employee and the company—of becoming a mechatronics engineer.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Estimated reading time: 1 minute
Contact Columnist Form
Connecting the Dots: The CAD Library, Part 2
Padstacks
When we left off last month, we were using the simple example of a capacitor connected to vias, which are the plated holes that connect conductive layers together. Let’s take a quick look at plated holes, because they can also be stored as library parts.
Holes of various diameters will be needed for vias. Vias will be used for circuit board mounting holes, for leaded components and for SMT components that require holes for alignment pins or for additional mechanical support.
The elements for a plated hole are created using the same method as the surface mount capacitor in the previous example, with the addition of a drilled-hole definition. We won’t need anything on the silkscreen layers, but we will need an opening in the top and bottom solder mask layers. We also need a conductive shape for the surface layers, usually round instead of rectangular, and we may also need round pads on the internal signal layers.
You may prefer different diameters on different layers, an approach that most CAD systems support. Plane layers are treated differently than signal layers, because if the plated hole is connected to the plane we will often use a shape that will provide thermal relief (we’ll cover thermal relief later), but if it is not connected to the plane we need to add a clearance diameter. As vias or other plated hole types are used in the design, the CAD software will assign connection or clearance shapes automatically, as needed.
Read the full column here.Editor's Note: This column originally appeared in the August 2013 issue of The PCB Design Magazine.
More Columns from Various Archived Columns
Slash Sheet Chaos: Is What You See, What You Get?Moisture in Materials: Avoiding Process Gremlins
Material Witness: Beat the Heat--A Non-Math Intro to Thermal Properties
Material Witness: Considerations in Using TC Materials for PWBs
Material Witness: Are Your Materials Up to the Challenge?
Material Witness: Thermal Oxidation of Materials, Part I
Material Witness: Thermal Oxidation of Materials, Part II
Material Witness: R.I.P. Speedboard C