Materials that once quietly supported the industry are now becoming limiting factors. The electronics industry is experiencing unprecedented pressure as RF systems push into mmWave frequencies, high-speed digital architectures advance into their next performance generation, and power densities climb across automotive, telecom, aerospace, and computing. Reinforcement materials, long treated as a background detail in laminate design, are suddenly at the centre of performance, reliability, and supply‑chain discussions.

More >

In conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.

More >

Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.

More >