Cadence Revolutionizes System Design with Optimality Explorer for AI-Driven Optimization of Electronic Systems
June 10, 2022 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes
Cadence Design Systems, Inc. announced the Cadence® Optimality Intelligent System Explorer, which enables multi-disciplinary analysis and optimization (MDAO) realization of electronic systems. After revolutionizing simulation and delivering several products with breakthrough performance and accuracy, Cadence has focused on optimization, first introducing the disruptive Cadence Cerebrus™ Intelligent Chip Explorer, and now Optimality Explorer. Leveraging similar AI technology as used in Cadence Cerebrus to yield groundbreaking results, Optimality Explorer delivers optimized designs on average 10X faster than traditional manual methods, with up to a 100X speedup realized on some designs. Optimality Explorer further extends Cadence’s system analysis leadership by delivering to market an industry first: an AI-driven, MDAO-enabled in-design multiphysics system analysis solution.
Cadence’s Clarity™ 3D Solver for 3D electromagnetic (EM) analysis and Sigrity™ X technologies for high-speed signal integrity (SI) and power integrity (PI) analyses are the first Cadence multiphysics system analysis software products to embrace Optimality Explorer. With Optimality Explorer, Clarity and Sigrity X solvers can significantly improve designers’ productivity and efficiency by enabling design teams to explore the entire design space and quickly and efficiently converge on the optimal design.
Optimality Intelligent System Explorer delivers the following benefits:
- Design insight: Enables designers to quickly determine optimum electrical performance, avoiding suboptimal local minima and maxima, while mapping variations for additional consideration and exploration of the complete design space
- Improved productivity: Empowers design engineers and teams to efficiently achieve optimized system-level designs, improving productivity by 10X on average when compared to manual, brute-force parametric table studies, with up to a 100X speedup realized on some designs
- Easy-to-use interface: Flexible use model allows customers to activate Optimality Explorer from the Clarity and Sigrity X environments for fast invocation of MDAO
- Extensible solution: Allows customers to extend AI-driven optimization across Cadence’s multiphysics technologies to create a comprehensive computational software solution spanning simulation, optimization and signoff
“For years, optimization at the system level has been extremely inefficient based on a human-intensive workflow of design/prototype/test/refine and eventual manufacturing,” said Ben Gu, vice president of R&D for the Multiphysics System Analysis Business Unit at Cadence. “With Optimality Explorer’s MDAO capability, it’s now possible to perform system-level optimization, from the IC to the package, the PCB and the system, in a fraction of the time and with Cadence’s signature gold-standard accuracy.”
Customer Endorsements
“In a high-speed package design, it’s a cost- and performance-effective process to optimize the design before taping out. For our DDR package optimization process, Cadence’s Optimality Explorer-empowered Clarity 3D Solver enabled us to uncover the best parameter configuration, meeting our design criteria in a dramatically shorter time window, thereby speeding up our time to market while enabling us to deliver a higher performing solution,” said Alan Zhu, VP of Hardware at Ambarella.
“The Clarity 3D Solver provided unparalleled speed and capacity with proven accuracy throughout our next-generation Kunlunxin AI chip project. We utilize Clarity 3D Solver for high-speed channel modeling and optimization. Now, with Cadence’s Optimality Explorer, we reduced the amount of time we spent on optimizing transmission line performance from hours to minutes. We were able to tune the physical parameters of a high-speed differential pair routing constraint much faster than previous methodologies. The time saved can be used to optimize other parts of our design so that all critical interfaces operate at peak performance,” said Canghai Gu, Chief Chip Architect of Kunlunxin at Baidu
“MediaTek is a leader in SerDes design and technology. The Cadence Optimality Explorer and Clarity 3D Solver allowed us to realize a 75% performance improvement for our recent 112G PAM4 SerDes project. The optimum return and insertion loss, and TDR waveforms, were determined quickly and efficiently due to Cadence’s breakthrough AI-driven optimization, accelerating the design team’s productivity and ultimately the success of the final product,” said Aaron Yang and Howard Yin, Design Directors at MediaTek.
“As an early adopter of the Cadence Optimality Intelligent System Explorer, we stressed its performance on a rigid-flex PCB with multiple via structures and transmission lines. The Optimality Explorer’s AI-driven optimization allowed us to uncover novel designs and methodologies that we would not have achieved otherwise. Optimality Explorer adds intelligence to the powerful Clarity 3D Solver, letting us meet our performance target with accelerated efficiency,” said Kyle Chen, Principal Hardware Engineer at Microsoft.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
Synopsys, Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU
05/03/2024 | PRNewswireSynopsys, Inc. announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/03/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Real Time with… IPC APEX EXPO 2024: Software Solutions for Circuit Board Challenges
05/03/2024 | Real Time with...IPC APEX EXPONolan Johnson speaks with Will Webb from Aster Technologies about their software solutions for design teams, manufacturing, test engineers, and process engineers. Aster's software addresses the increasing complexities of circuit boards and the need for alternative testing methods.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.