DesignCon Returns to Santa Clara
December 29, 2022 | DesignConEstimated reading time: 2 minutes
DesignCon, the nation's must-attend event for chip, board and systems design engineers, today announces registration for the Jan. 31- Feb. 2 event at the Santa Clara Convention Center is now live. The 2023 expo will host technical paper sessions, tutorials, industry panels, product demos, 120+ exhibits and present some of the industry’s most influential companies, including host sponsor Amphenol and others such as Cadence, Keysight, Molex, Mouser, Samtec, and TE Connectivity.
DesignCon, the premier high-speed communications and system design conference and exposition, will host three days of deeply technical conference opening and two days of exhibition. All conference passholders will have access to 14 tracks of education created by engineers, with more than 100 sessions curated by the 97-person Technical Program Committee, which are expertly reviewed by the advising panel of engineers each year to meet the needs of the ever-evolving industry.
“We could not be prouder to facilitate an outlet where learning is at the forefront for this high-powered industry, offering industry-critical engineering education in the heart of electronics innovation — Silicon Valley,” says Suzanne Deffree, Group Event Director of DesignCon. “It is rewarding to connect the industry’s leading professionals with DesignCon as the live hub to showcase creativity and ingenuity that the design engineering trade is bringing to new heights.”
The global engineering and design market is projected to grow to $1.5 Tn by 2023. DesignCon aims to address the main contributors to this market, such as the projected growth of global 5G technology market to $700 B; expected $1.3 Tn value of Internet of Things (IoT) over the next three years; the $519.65 B size of the electronic components market by this coming year; and other areas of growth such as autonomous driving, cables and connectors, EDA software, printed circuit boards, and test and measurement.
DesignCon will also host Drive World for the third year to help advance the automotive sector with access to technical education on automotive electronics and intelligence alongside design engineering content. With the automotive artificial intelligence market projected to grow over 30% from 2021-2026 and expected to reach USD 16.2 Billion in 2026, Drive World’s educational offerings on automotive technology are a must-attend for electrical and mechanical engineers looking help accelerate the path to autonomous driving.
Five webinars will also be available on DesignCon’s digital platform prior to the in-person event for all registered attendees. These webinars, as well as select sessions recorded at the live event, will be available for viewing on the Smart Event platform through the end of February. The digital platform also provides the opportunity to research suppliers and products and network before and after attending DesignCon in Santa Clara, CA.
DesignCon's "Engineer of the Year" Award will also be given during the DesignCon event. The award seeks to recognize the best of the best in engineering and new product advancements at the chip, board, or system level. The award winner is selected based on his or her leadership, creativity, and out-of-the-box thinking brought to designing and testing of chips, boards, and systems, with particular attention paid to areas of signal and power integrity. Voting for the 2023 Engineer of the Year Award open December 23, at https://forms.gle/sCYyBL5GwjBgpg1c8.
Registration is now open for all attendees, visit www.designcon.com to get a pass.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.