Avnet to Exhibit at the 2024 Embedded Vision Summit
May 14, 2024 | AvnetEstimated reading time: 2 minutes
Avnet’s exhibit plans for the 2024 Embedded Vision Summit include new development kits supporting AI applications.
The summit is the premier event for practical, deployable computer vision and edge AI, for product creators who want to bring visual intelligence to products. This year’s Summit will be May 21-23, in Santa Clara, California.
This annual event brings together a global audience of technology professionals from companies developing computer vision and edge AI-enabled products including embedded systems, cloud solutions and mobile applications. Avnet will showcase its new development kits, modules and reference designs in Booth 404.
Show attendees will be among the first to see demos showcasing:
High-performance, Power-efficient Vision-AI Applications with the Qualcomm QCS6490 SoC
Avnet Embedded’s new QCS6940 SMARC SOM allows developers to quickly implement AI systems based on the QCS6490, and then rapidly transition to production with the production-ready SOM. This demonstration will preview the new QCS6490 SMARC SOM and show running examples on the Qualcomm RB3 Gen2 EVK.
AI-Driven Smart Parking Lot Monitoring System Using Avnet’s RZBoard V2L
Improving parking efficiency is an important goal in smart city and smart building applications. Using embedded vision and combination of edge AI and cloud connectivity, this demo shows how multiple parking spaces can be cost effectively monitored, providing real-time feedback to drivers looking for those elusive open parking spaces. This demonstration uses the Avnet RZBoard V2L single board computer, a custom CNN (convolutional neural network) model and Avnet’s IoTConnect to implement an example system. The occupied and free parking slots are identified using the energy efficient RZ/V2L processor from Renesas, which runs Linux on its dual Arm* Cortex*-A55 CPUs, while accelerating the AI model on its DRP-AI accelerator core.
The VE2302 System-on-Module: High-performance Edge-AI Using the AMD Versal* Edge AI Series
Get an early preview of Avnet’s newest SOM and Development kit based on the AMD Versal Edge AI series SoC. The small 50 x 50 mm SOM is packed with processing power, including the VE2302 device which features 328K of programmable logic cells, a Dual-core Arm*Cortex*-A72 MPCore* and Dual-core Arm Cortex-R5F MPCore, 4GB of Micron LPDDR4 memory with non-volatile boot options using the 64MB Micron OSPI Flash or 32GB eMMC. The SOM provides access to eight of the Versal AI Edge GTYP transceivers plus abundant HDIO, PMC MIO, LPD MIO, and XPIO user IO. To help designers with their evaluation and prototyping needs, Avnet has created a versatile carrier board for the VE2302 SOM and packaged this into an affordable VE2302 Development Kit.
Low-power, Always-on, Edge AI Smart Sensing and Sensor Fusion
Using custom machine learning models developed by MACSO and cloud connectivity through Avnet’s IoTConnect and AWS, this demonstration illustrates the efficacy of sensor fusion by combining audio and IMU modalities to detect falls. What distinguishes a fall from standard displacement is the danger involved which is often vocalized by the victim. Therefore, sensor fusion can be utilized to ensure robustness against false positives that may be caused by day-to-day movements.
A second demonstration shows machine learning models capable of filtered classification. In this example, MACSO’s models can detect the presence of a specific drum sound amongst other drum sounds enabled by its learned filtering capability.
Suggested Items
Flexible Thinking: Musings on High Density Interconnections
10/30/2024 | Joe Fjelstad -- Column: Flexible ThinkingPeople have been using high density interconnection (HDI) technology since the early 1980s, although it was not called HDI until the late 1990s. In the 1970s, ’80s, and early ’90s, engineers used HDI methods to develop hybrid circuits, which were later referred to as multichip modules (MCMs). These were arguably the first instantiation of heterogeneous interconnection technology, which has been the industry buzzword for almost a decade. These devices are a way of integrating multiple chips—both integrated circuits and discrete devices (resistors, capacitors, and inductors)—into a single package, typically using ceramic substrates with layers of insulation and metallic inks (often gold) and firing them at high temperatures.
L3Harris, Palantir Announce Strategic Partnership
10/24/2024 | BUSINESS WIREL3Harris Technologies and Palantir Technologies Inc. announced a strategic partnership to propel advanced technology development and accelerate L3Harris’ digital transformation.
Unlock Unmatched Performance for Matched Impedance Devices with StratEdge at IEEE BCICTS 2024
10/22/2024 | StratEdgeStratEdge Corporation, an industry leader in high-frequency and high-power semiconductor packaging, is excited to announce its participation in the IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS).
High Density Packaging User Group Announces Dynamic Electronics Membership
10/14/2024 | High Density Packaging User GroupHigh Density Packaging User Group (HDP) is pleased to announce that Dynamic Electronics Co., Ltd. (Dynamic) has become a member.
Nordson EFD Wins a 2024 Edge Award for the PICO® Nexμs Jetting System
10/08/2024 | Nordson EFDNordson EFD, a Nordson company (NASDAQ: NDSN), announced its new-to-market PICO Nexμs jetting system has been recognized by Machine Design magazine with a 2024 Edge Award in the Automation & IIOT category.