-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssuePower Integrity
Current power demands are increasing, especially with AI, 5G, and EV chips. This month, our experts share “watt’s up” with power integrity, from planning and layout through measurement and manufacturing.
Signal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Sign Up For Mentor’s July 21 Webinar: FPGA-PCB Co-design
July 9, 2020 | Mentor, a Siemens businessEstimated reading time: 1 minute
Today’s leading-edge systems require a modern FPGA I/O optimization interface that enables you to quickly perform pin swapping and layout-based I/O optimization within the PCB design flow. Fact is, the lack of, or poor FPGA I/O optimization often leads to longer routing cycles and longer trace lengths which in turn result in the need for additional signal layers and vias which can impact signal integrity. A design tool flow with FPGA I/O Optimizer technology eliminates the barriers between FPGA and PCB designers and provides “correct-by-construction” FPGA I/O assignment allowing pin swapping and layout-based I/O optimization within the PCB process.
The ability to read in, export and synchronize FPGA designers’ HDL and constraint files ensures full consistency during the iterative concurrent design process. Incidentally, it also allows creating high pin count FPGA PCB parts ready for instantiation in minutes. Modern FPGA I/O optimization helps you not only accelerate design time-to-market, but also reduces manufacturing costs.
In this webinar by Mentor, a Siemens business, attendees will learn how modern FPGA I/O optimization can help you not only accelerate design time-to-market, but also reduce manufacturing costs.
What Attendees Will Learn
- How to create a multi-thousand pin FPGA part in minutes
- How to enable collaboration between FPGA and PCB designers
- How to optimize FPGA pin assignment in the context of the PCB layout
Who Should Attend
- Electrical engineers
- PCB designers
- Engineering managers
- Anyone interested in FPGA-PCB co-design
Date/Time
July 21, 2020
2-3 PM London Time
July 21, 2020
2-3 PM Eastern Time (US)
To register for this webinar or for more information, click here.
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Critical Minerals: The New Power Play in Global Trade
10/13/2025 | Marcy LaRont, I-Connect007Access to critical minerals essential for electronics manufacturing, and China’s monopoly of them, is increasingly under scrutiny, with gallium (Ga) and germanium (Ge)at the forefront of this discourse. However, all critical minerals imported from China share a similar narrative, and understanding the implications of this dependency and the risks to both U.S. commercial and defense sectors has created an urgent need for a comprehensive electronics strategy to secure and diversify access to these vital minerals. In this candid interview, USPAE Executive Director Jim Will discusses the issues and the mitigation steps that must be taken to adequately address them.
Interposers, Substrates, and Advanced Manufacturing
10/13/2025 | Marcy LaRont, I-Connect007I attend a lot of industry trade shows and conferences. Lately, during conversations with technologists, I’ve noticed that there is some confusion about what exactly constitutes an interposer. One question I hear every so often is, “Are all interposers substrates?” The short answer to that question is no. But some interposers are, in fact, full substrates.
New Course Presents a Comprehensive Guide to IPC Standards
10/10/2025 | Marcy LaRont, I-Connect007Francisco Fourcade, electronics technology standards manager for the Global Electronics Association, has spent years helping companies understand and implement the standards that keep the electronics manufacturing industry moving forward. In this interview, he shares updates on ongoing standards development efforts and previews a new course, "IPC Standards: A Guide for the Electronics Industry,” which starts Oct. 14.
SASinno Americas Strengthens Field Service Capabilities with Addition of Oscar Ortiz González in Mexico
10/10/2025 | SASinno AmericasSASinno Americas is proud to announce the addition of Oscar Ortiz González as Senior Field Service Engineer, based in Mexico.