-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Sign Up For Mentor’s July 21 Webinar: FPGA-PCB Co-design
July 9, 2020 | Mentor, a Siemens businessEstimated reading time: 1 minute
Today’s leading-edge systems require a modern FPGA I/O optimization interface that enables you to quickly perform pin swapping and layout-based I/O optimization within the PCB design flow. Fact is, the lack of, or poor FPGA I/O optimization often leads to longer routing cycles and longer trace lengths which in turn result in the need for additional signal layers and vias which can impact signal integrity. A design tool flow with FPGA I/O Optimizer technology eliminates the barriers between FPGA and PCB designers and provides “correct-by-construction” FPGA I/O assignment allowing pin swapping and layout-based I/O optimization within the PCB process.
The ability to read in, export and synchronize FPGA designers’ HDL and constraint files ensures full consistency during the iterative concurrent design process. Incidentally, it also allows creating high pin count FPGA PCB parts ready for instantiation in minutes. Modern FPGA I/O optimization helps you not only accelerate design time-to-market, but also reduces manufacturing costs.
In this webinar by Mentor, a Siemens business, attendees will learn how modern FPGA I/O optimization can help you not only accelerate design time-to-market, but also reduce manufacturing costs.
What Attendees Will Learn
- How to create a multi-thousand pin FPGA part in minutes
- How to enable collaboration between FPGA and PCB designers
- How to optimize FPGA pin assignment in the context of the PCB layout
Who Should Attend
- Electrical engineers
- PCB designers
- Engineering managers
- Anyone interested in FPGA-PCB co-design
Date/Time
July 21, 2020
2-3 PM London Time
July 21, 2020
2-3 PM Eastern Time (US)
To register for this webinar or for more information, click here.
Suggested Items
Simbe Partners with Plexus to Scale Manufacturing and Meet Global Retail Demand
05/08/2024 | Globe NewswireSimbe, the leading provider of Store Intelligence™ solutions that increase retailer performance through unprecedented visibility and insights, today announced a partnership with Plexus Corp. to bring its best-in-class retail robotics-as-a-service to market quickly and at global scale.
AIM Solder Signs Shinil Fl Ltd. as New Distributor for Korea
05/08/2024 | AIM SolderAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce a new distribution partnership with Shinil Fl Ltd., a prominent supplier of technological solutions in the SMT and semiconductor sectors.
Real Time with… IPC APEX EXPO 2024: Innovative Lamination Technology
05/07/2024 | Real Time with...IPC APEX EXPOKevin Barrett of Insulectro and Victor Lazaro of Indubond discuss their companies' partnership, focusing on Indubond's innovative lamination technology that uses induction heating. They discuss the advantages of this technology over traditional methods, its benefits to customers, and the crucial role of automation in manufacturing.
Nolan’s Notes: Coming to Terms With AI
05/07/2024 | Nolan Johnson -- Column: Nolan's NotesHow fast do things move in the world of data analytics? Here’s an example. We’ve been planning this issue on artificial intelligence for the past few months, and, in fact, I had already written this column about a month ago. Then I went to IPC APEX EXPO and upended it all. I originally had compared AI to drag racing in that (CPU) horsepower and new (data) vehicles have steadily delivered higher performance competition. That seemed pretty accurate given how generative AI models dominated the popular media with amazing results—and sometimes spectacular crashes.
DDM Novastar Unveils Affordable NovaPlace Automatic Pick and Place Systems
05/06/2024 | DDM Novastar Inc.DDM Novastar, a prominent U.S. manufacturer specializing in SMT and PCB assembly equipment, proudly announces the recent launch of their NovaPlace Pick & Place systems. This new line introduces entry-level yet high-performance pick and place machines.