Cadence’s New Flow Automates Custom/Analog Design Migration on TSMC Advanced Technologies
October 27, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. collaborated with TSMC to develop a node-to-node design migration flow built upon the Cadence® Virtuoso® design platform for custom/analog IC blocks that use TSMC’s advanced process technologies. The Cadence and TSMC R&D teams worked together to ensure the Virtuoso Schematic Editor and Layout Editor automatically migrate a source design on TSMC N5 and N4 process technologies to a new design on TSMC N3E process technology. Early analog design IP trials of the new migration flow showed that design time on common analog blocks was more than 2.5X faster compared with manual migration.
The Virtuoso Application Library Environment schematic migration solution, which is integrated into the Virtuoso design platform, automatically migrates a source schematic’s cells, parameters, pins and wiring from one process node to another technology. The target schematic is then tuned and optimized using the Virtuoso ADE Product Suite’s simulation environment and circuit optimization technology to verify the new schematic meets all necessary measurement targets.
The Virtuoso Layout Suite supports the reuse of existing layouts on a given process technology to quickly recreate a migrated layout on a new process technology, using custom place and route automation. Thanks to Virtuoso Layout Suite templates, TSMC’s analog-mapping technology and the routing technology in the Virtuoso design platform, designers can automatically recognize and extract groups of devices in an existing layout and apply templates to similar groups in the new layout.
“Through our continued collaboration with Cadence, we’re enabling our customers to improve productivity and accelerate design closure when performing node-to-node design migration of analog blocks within the Virtuoso design platform,” said Dan Kochpatcharin, Head of Design Infrastructure Management Division at TSMC. “Through the availability of our enhanced PDKs, we’re making it easy for our customers to easily migrate custom/analog blocks from one of our widely used processes to another and benefit from the power, performance, and area improvements of our latest technologies.”
“By working closely with TSMC, our customers now have access to the most sophisticated migration and custom/analog place and route automation capabilities within the Virtuoso design platform,” said Tom Beckley, senior vice president and general manager in the Custom IC, IC Packaging, PCB and System Analysis Group. “We’ve continuously collaborated with our mutual customers to understand their real-world design requirements. This new easy-to-use, node-to-node design migration technology addresses a key requirement for our customers’ most challenging custom analog designs.”
The Cadence Virtuoso design platform supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Suggested Items
NextFlex Convenes the Hybrid Electronics Community at Binghamton University
05/01/2024 | NextFlexBinghamton University hosted the NextFlex hybrid electronics community on April 18 for a day of expert presentations, breakout sessions on technology and manufacturing topics, and networking.
IDTechEx Report on Quantum Technology: Nano-scale Physics for Massive Market Impact
04/30/2024 | PRNewswireThe quantum technology market leverages nano-scale physics to create revolutionary new devices for computing, sensing, and communications. Across the industry, quantum technology offers a paradigm shift in performance compared with incumbent solutions.
TSMC Certifies Ansys Multiphysics Platforms, Enabling Next-Gen AI and HPC Chips
04/30/2024 | PRNewswireAnsys announced the certification of its power integrity platforms for TSMC's N2 technology full production release. Both Ansys RedHawk-SC and Ansys Totem are certified for power integrity signoff on the N2 process, delivering significant speed and power advantages for high performance computing, mobile chips, and 3D-IC designs.
Koh Young Extends Invitation to the 2024 IEEE Electronic Components and Technology Conference
04/30/2024 | Koh YoungKoh Young, the industry leader in True3D measurement-based inspection solutions, invites you to join us at the at the 2024 IEEE Electronic Components and Technology Conference from May 28-31, 2024, in Denver, Colorado at the Gaylord Rockies Resort & Convention Center.
Samsung Electronics Begins Industry’s First Mass Production of 9th-Gen V-NAND
04/29/2024 | Samsung ElectronicsSamsung Electronics, the world leader in advanced memory technology, today announced that it has begun mass production for its one-terabit (Tb) triple-level cell (TLC) 9th-generation vertical NAND (V-NAND), solidifying its leadership in the NAND flash market.