Cadence, UMC Certified mmWave Reference Flow Delivers First-Pass Silicon Success
November 30, 2022 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. and United Microelectronics Corporation (UMC) announced that customers are adopting their certified mmWave reference flow and experiencing exceptional results. As a proof point, mutual customer, Gear Radio Electronics, Asia’s leading RF IP design firm, successfully taped out a low noise amplifier (LNA) IC on the first pass, leveraging UMC’s 28HPC+ process technology and the Cadence® RF solution.
UMC’s production-proven 28HPC+ solution is ideal for high-speed mmWave devices and provides silicon-accurate models for circuit applications up to 110GHz, such as Gear Radio’s LNA design. The Cadence Virtuoso® RF Solution, incorporating multiple electromagnetic (EM) solvers, enabled Gear Radio to achieve silicon-accurate results. More specifically, Gear Radio utilized the Cadence EMX® Planar 3D Solver, the industry’s gold standard electromagnetic simulator, to accurately model their CMOS design. This resulted in a significantly faster turnaround time between schematic design and post-layout simulation and verification.
Consequently, Gear Radio achieved a first-pass, silicon-accurate design faster than their previous design flow. When Gear Radio compared simulations with the measured silicon results for their 60GHz LNA, metrics such as S21 peak frequency, S21 peak value and noise figure (NF) were within the mid-single-digit range.
The certified mmWave reference flow offers several capabilities via Cadence tools, including:
- Design capture and simulation via the Virtuoso Schematic Editor, Virtuoso ADE Explorer and Assembler, Spectre® X Simulator, Spectre AMS Designer and the Spectre RF Option
- Layout implementation via the Virtuoso Layout Suite and Pegasus™ Verification System (PVS)
- Parasitic extraction of transistor-level interconnects via the Quantus™ Extraction Solution
- Electromagnetic analysis of interconnects across transistors, including passive RF structures via the EMX 3D Planar Solver
“Working closely with UMC, we enabled Gear Radio to achieve excellent results with our certified mmWave flow, which includes our industry-leading Virtuoso RF solution, featuring the EMX 3D Planar Solver,” said Ben Gu, vice president, R&D, of the Multiphysics System Analysis at Cadence. “Furthermore, the Cadence foundry team put forth an incredible effort to ensure that our innovative workflow, when deployed with UMC’s 28nm process, adds tremendous value to customers like Gear Radio. While this is Gear Radio’s first silicon-proven design, we look forward to working on many more successful projects together.”
“Simulation of electromagnetic models from EMX together with parasitic extraction information from the Cadence Quantus Extraction Solution, combined in a single, unified cell view within the Virtuoso RF solution, made post-layout simulations much more efficient,” said BJ Kuo, CEO of Gear Radio Electronics. “Moreover, the silicon data demonstrated proven accuracy with UMC’s mmWave models and the Cadence RF solution.”
“The comprehensive mmWave reference flow we developed with Cadence is making RF design faster and easier, and this is evident through customer successes like Gear Radio’s,” said Osbert Cheng, vice president of device technology development & design support at UMC. “Our collaboration with Cadence enabled Gear Radio to create an accurate, innovative LNA design where Gear Radio’s silicon data correlated closely to our models. We are eager to see even more customer successes with our mmWave platform.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.