Mentor Webinar May 5: Ensuring DDR4 Performance at Intended Data Rate


Reading time ( words)

DDR interfaces have many signal integrity and timing requirements that need to be guaranteed between multiple signal groups. Conformance to the requirements should be verified before a board is fabricated to reduce the chance of prototype spins. Traditionally, designers have relied on dedicated SI experts to perform this task or laid out boards based on manufacturer’s guidelines and skipped post-route verification entirely, hoping to avoid problems in the lab. Increasing data rates have pushed DDR operating margins to the point where simply following physical design rules is no longer enough to ensure that a design will work as intended.

This webinar by Mentor, a Siemens business, will be held twice on May 5, 2020: from 2-3 PM London time (UTC+1), and 2-3 PM Eastern time in the US. Presenter Min Maung will discuss the different electrical requirements associated with DDR designs and show how board and system designers can use HyperLynx to perform post-route verification themselves, helping free up scarce SI experts to focus on their company’s most challenging analysis problems.  

What Attendees Will Learn

  • DDR electrical requirements for signal integrity and timing
  • Why “routing by the rules” isn’t enough anymore
  • Why JEDEC specifications only give you half of the information you need
  • How controller/DRAM configuration affects routing requirements
  • How to use HyperLynx post-route verification to optimize margins for designs as routed

Who Should Attend

  • PCB/system designers
  • Engineering managers
  • Signal integrity specialists
  • PCB layout designers

To register for this web seminar, click here.

 

 

Share

Print


Suggested Items

Brad Griffin Discusses Cadence’s New Transient Solver Technology

10/26/2020 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy speaks with Brad Griffin, product marketing director for Cadence Design Systems, about their new Clarity 3D Transient Solver, which is designed for system-level EMI simulation. Brad explains how the new solver, based on the company’s matrix technology, can yield results 10 times faster than existing solvers when simulating IC packages, PCBs, and SoIC designs.

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

10/23/2020 | Andy Shaughnessy, Design007 Magazine
After a crazy year like this, we shouldn’t be surprised that this trade show season is unlike any other. Here’s one of the many “silver linings” of 2020: We actually dodged a bullet earlier this year when COVID-19 hit after most of our industry’s big events had taken place. In this week’s top five, we have an assortment of trade show and conference news items, plus a few examples of technological trends and innovation.

Real Time with… AltiumLive Europe: 21st-Century Tools Keynote

10/22/2020 | Pete Starkey, I-Connect007
Good morning, Europe!” Altium VP of Marketing Lawrence Romine said as he introduced the European edition of Altium’s PCB design conference—established as an annual must-attend event, but for 2020 presented in a virtual format. Pete Starkey brings you the details from AltiumLive Europe's opening keynote on 21st-century tools and what's coming in 2021.



Copyright © 2020 I-Connect007. All rights reserved.