Siemens Acquires Ultrasoc to Drive Design for Silicon Lifecycle Management


Reading time ( words)

Siemens has signed an agreement to acquire Cambridge, UK-based UltraSoC Technologies Ltd., a provider of instrumentation and analytics solutions that put intelligent monitoring, cybersecurity and functional safety capabilities into the core hardware of system-on-chip (SoC).

Siemens plans to integrate UltraSoC's technology into the Xcelerator portfolio as part of Mentor's Tessent™ software product suite. The addition of UltraSoC to Siemens enables a unified data-driven infrastructure that can enhance product quality, safety and cybersecurity, and the creation of a comprehensive solution to help semiconductor industry customers overcome key pain points including manufacturing defects, software and hardware bugs, device early-failure and wear-out, functional safety, and malicious attacks.

The combination of Siemens and UltraSoC technology can benefit the entire semiconductor product lifecycle, including structural, electrical, and functional capabilities of SoCs.

"Siemens' acquisition of UltraSoC means that for the first time our customers can access not just design-for-test, but a comprehensive 'Design for Lifecycle Management' solution for system-on-chips, including functional safety, security and optimization," says Brady Benware, Tessent Vice President and General Manager, Siemens Digital Industries Software. "By utilizing design augmentation to detect, mitigate and eliminate risks throughout the SoC lifecycle, customers can radically improve time-to-revenue, product quality & safety, and profitability. UltraSoC has a fast-growing business and impressive customer list and, as part of Siemens, can complement Tessent to create a truly unique offering in the market."

UltraSoC is a pioneer of embedding monitoring hardware into complex SoCs to enable "fab-to-field" analytics capabilities designed to accelerate silicon bring-up, optimize product performance, and confirm that devices are operating "as designed" for functional safety and cybersecurity purposes. Tessent is a market leader in SoC design-for-test (DFT) solutions, and has established strengths in the field of automotive functional safety via its Tessent Safety Ecosystem. These two highly complementary offerings are the foundation of a complete package of solutions, encompassing semiconductor design and production, functional safety, cybersecurity, and functional optimization of products in the field.

The combination of Siemens and UltraSoC technology can benefit the entire semiconductor product lifecycle, including structural, electrical, and functional capabilities of SoCs. It also supports Siemens' comprehensive digital twin with UltraSoC providing monitoring of the real device.

"This acquisition accelerates UltraSoC's vision at a much larger scale with the incredible team, assets, industry know-how and footprint of Siemens," said Rupert Baines, CEO, UltraSoC. "Being part of one of the world's foremost technology companies will allow UltraSoC to better serve our customers by accelerating R&D, leveraging a much larger pool of go-to-market resources, and an enormous global infrastructure. It has been clear since our initial meeting that UltraSoC and Siemens share a vision on how technology businesses can transform their operations end-to-end, from design conception to field deployment and we are excited to join the community."

Share

Print


Suggested Items

Kirigami Inspires New Method for Wearable Sensors

10/22/2019 | University of Illinois
As wearable sensors become more prevalent, the need for a material resistant to damage from the stress and strains of the human body’s natural movement becomes ever more crucial. To that end, researchers at the University of Illinois at Urbana-Champaign have developed a method of adopting kirigami architectures to help materials become more strain tolerant and more adaptable to movement.

Worldwide Semiconductor Equipment Billings at $13.3 Billion in 2Q19; Down 20%

09/12/2019 | SEMI
Worldwide semiconductor manufacturing equipment billings reached $13.3 billion in the second quarter of 2019, down 20% from the same quarter of 2018 and 3% from than the previous quarter.

Designing Chips for Real Time Machine Learning

04/01/2019 | DARPA
DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks.



Copyright © 2020 I-Connect007. All rights reserved.