Kneron Boosts On-Device Edge AI Computing Performance With Cadence Tensilica IP
September 2, 2020 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Kneron, a leading provider of on-device edge AI solutions, has integrated the Cadence® Tensilica® Vision P6 DSP in its next-generation KL720, a 1.4TOPS AI system-on-chip (SoC) targeted for AI of things (AIoT), smart home, smart surveillance, security, robotics and industrial control applications. Demonstrating its continued leadership in the low-power, high-performance vision DSP market, the Tensilica Vision P6 DSP provides Kneron with up to 2X faster performance for computer vision and neural network processing compared to its prior-generation SoC, while delivering the power efficiency crucial for edge AI.
In designing the KL720, Kneron prioritized design flexibility and configurability for its customers, promoting seamless AI development and deployment when using the new platform. Through its scalable Xtensa® architecture and the Xtensa Neural Network Compiler (XNNC), the Tensilica Vision P6 DSP provided Kneron with the flexibility and compute efficiency to easily adapt to the demands of the latest algorithms on the edge.
“Removing hurdles and making AI algorithm deployment on our platform easy is key for us and our customers’ success as our mission is to enable AI everywhere, for everyone,” said Albert Liu, founder and CEO of Kneron. “The Tensilica Vision P6 DSP packs a lot of compute capacity to tackle the latest AI challenges. Additionally, Cadence’s electronic design automation full flow along with on-site support helped tremendously to speed up IP integration and reduce time to market.”
Part of the broader Tensilica AI IP offering at Cadence, the Tensilica Vision P6 DSP has been adopted by a number of leading companies in the mobile, AR/VR, AIoT, surveillance and automotive markets. It supports the company’s Intelligent System Design™ strategy, delivering pervasive intelligence.
Suggested Items
DownStream Acquisition Fits Siemens’ ‘Left-Shift’ Model
06/26/2025 | Andy Shaughnessy, I-Connect007I recently spoke to DownStream Technologies founder Joe Clark about the company’s acquisition by Siemens. We were later joined by A.J. Incorvaia, Siemens’ senior VP of electronic board systems. Joe discussed how he, Rick Almeida, and Ken Tepper launched the company in the months after 9/11 and how the acquisition came about. A.J. provides some background on the acquisition and explains why the companies’ tools are complementary.
Elementary Mr. Watson: Retro Routers vs. Modern Boards—The Silent Struggle on Your Screen
06/26/2025 | John Watson -- Column: Elementary, Mr. WatsonThere's a story about a young woman preparing a holiday ham. Before putting it in the pan, she cuts off the ends. When asked why, she shrugs and says, "That's how my mom always did it." She asks her mother, who gives the same answer. Eventually, the question reaches Grandma, who laughs and says, "Oh, I only cut the ends off because my pan was too small." This story is a powerful analogy for how many PCB designers approach routing today.
Siemens Turbocharges Semiconductor and PCB Design Portfolio with Generative and Agentic AI
06/24/2025 | SiemensAt the 2025 Design Automation Conference, Siemens Digital Industries Software today unveiled its AI-enhanced toolset for the EDA design flow.
Cadence AI Autorouter May Transform the Landscape
06/19/2025 | Andy Shaughnessy, Design007 MagazinePatrick Davis, product management director with Cadence Design Systems, discusses advancements in autorouting technology, including AI. He emphasizes a holistic approach that enhances placement and power distribution before routing. He points out that younger engineers seem more likely to embrace autorouting, while the veteran designers are still wary of giving up too much control. Will AI help autorouters finally gain industry-wide acceptance?
Beyond Design: The Metamorphosis of the PCB Router
06/18/2025 | Barry Olney -- Column: Beyond DesignThe traditional PCB design process is often time-consuming and labor-intensive. Routing a complex PCB layout can consume up to 30% of a designer’s time, and addressing this issue is not straightforward. We have all encountered this scenario: You spend hours setting the constraints and finally hit the Go button, only to be surprised by the lack of visual appeal and the obvious flaws in the result.