Graphite-based Direct Metallization for Fabrication of Complex Interconnect Designs

Reading time ( words)

Introduction

The technology trends are unmistakable, such as the need to move into higher functionality while reducing footprint of the PWB substrate. In turn, this triggers circuit designs with smaller vias, blind, buried and stacked vias, as well as any-layer technology. In addition, there is a call-out for more flexible and rigid-flexible printed circuit boards. Complicating matters for the fabricator is the proliferation of material sets designed to support the low-loss, high-frequency market segment. With all of these changes, along with heightened emphasis on end-product reliability and productivity, metallization performance is under the highest scrutiny. 

Direct Metallization

Direct metallization of boards is a predominant process in flex circuit and microvia manufacture. This conveyorized process is fast and efficient. However, in North America, direct metallization is not as common as in overseas marketplaces, most likely reflecting the higher percentage of flex and microvia in the production mix. Regardless, direct metallization processes (most) offer lower consumption of resources over conventional electroless copper. This includes reduced rinse water and waste treatment concerns, lower power consumption as well as fewer chemical processes to maintain. For most direct metallization systems including graphite based processes, the equipment footprint is quite small when compared to a conventional electroless copper line of equal productivity. This is indeed an advantage with respect to capex utilization and return on assets.

Read the full article here.


Editor's Note: This article originally appeared in the May 2014 issue of The PCB Magazine.

12/02/2019 | Nolan Johnson, PCB007

Nolan Johnson talks with Brian Hess of Calumet Electronics and Mike Vinson of Averatek about the new, insertable additive processes that the companies are working on together to help factories running primarily subtractive processes to quickly convert to very high-density interconnect (HDI) features, including trace and space from 2.5-mil line and space to 1-mil line and space and below.

11/22/2019 | Kelsey Smith, All Flex

Many of the issues that arise when using a flex circuit come from a lack of knowledge about how to properly design one, especially when the circuit is required to bend. Many novices will design a circuit that calls for bending the flex in too tight of a bend radius, which can cause damage to the circuit and lower the reliability of the end product. This series of articles will focus on the seven key aspects to consider when designing for maximum durability and maximum “flexibility”.

11/21/2019 | Andy Shaughnessy, Design007 Magazine

This month, I interviewed Nick Koop—director of flex technology at TTM Technologies, a veteran “flex guy” and instructor, and a leader of several IPC flex standards committees. Nick provides an update for the committees he’s involved with and discusses some of the challenges that he sees as more designers enter the world of flex.