The Shaughnessy Report: Watt About Power Integrity?
Global PCB Connections: Understanding Your Fabricator’s Capabilities (or Niche)
Elementary Mr. Watson: Chasing Checkmarks, Not Signal Integrity
Herbstman, Holden and Kowalewski to Lead Denmark HDI Workshop
September 23, 2015 | Andy Shaughnessy, PCBDesign007Estimated reading time: 1 minute
This HDI workshop takes place Oct. 27-28 in Copenhagen, and it’s not only highly informative and educational, but it’s hands-on. First, attendees will be given an introduction to the principles of HDI and introduced to Mentor Xpedition, which is the platform used in this workshop.
This is NOT a Mentor Graphics tool training class—the principles can be used on all PCB design platforms. Therefore, you do not have to know Xpedition to attend this workshop.
Once you know the principles and the system, the fun begins! The rest of the time, attendees will be able to experience HDI capabilities first-hand by working at a workstation to practice connecting three advanced BGAs using HDI/microvias and then routing these HDI breakouts.
Target Audience
This workshop is for all PCB layout designers who see the need to achieve 2X to 4X higher board density, better electrical performance, or even those who just need to reduce the size or thickness of a finished board.
This class is essential for those who use HDI, but it is not limited to HDI designers. So, if you want to learn how to use HDI or just be better at it, come join us and learn from the best.
This is also a great networking opportunity; designers will be able to participate in a free networking dinner on the October 27 at the Hilton Copenhagen Airport Hotel. Here, you will be able to talk to the other participants, as well as instructor Steve Herbstman and assistants Happy Holden and Andy Kowalewski.
Focus is on the 6 Advanced Concepts In HDI Design:
1. Where to place the microvias
2. Creating boulevards with BGA breakouts
3. Elimination of through-hole with the stackup
4. Horz-vert microvia routing pairs
5. Automation of hand routing
6. Finer traces/spaces & via/pads
What you will learn:
1. Stackup and its critical role
2. Grounding scheme
3. Determining package types, pin counts, BGA pin spacing, etc.
4. Determining routing rules, line widths, grid patterns, etc.
5. Pin escaping and establishing routing channels and boulevards
6. Routing with constraint editor and via placement
The fee for this class is €1,600 excluding VAT. This includes the course book, labs, and the networking dinner on Oct. 27.
To register, click here.
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Sumitomo Riko Boosts Automotive Design Efficiency 10x with Ansys AI Simulation Technology
10/13/2025 | SynopsysSumitomo Riko is implementing Ansys, part of Synopsys, Inc. AI technology to accelerate time-to-solution and improve efficiency during the design and manufacturing of automotive components.
Si2 Names NVIDIA, Synopsys Technologists to Lead New LLM Benchmarking Coalition
10/10/2025 | BUSINESS WIREThe Silicon Integration Initiative today announced the chair and vice chair of the Si2 Large Language Model Benchmarking Coalition (LBC), a collaborative industry initiative and standards body advancing AI for silicon design and verification that will expedite the development of high-quality large language models for semiconductor design problems.
Quilter Secures $25M Series B to Eliminate Manual PCB Design with Physics-Driven AI
10/09/2025 | BUSINESS WIREQuilter, the first and only company to publicly demonstrate fully autonomous PCB layout through physics-driven AI, announced $25 million in Series B funding led by Index Ventures.