Synopsys Broadens Collaboration with EPFL
July 6, 2020 | PR NewswireEstimated reading time: 1 minute

Synopsys, Inc. announced it has broadened its ongoing academic collaboration by entering into an agreement to license novel digital synthesis technologies from EPFL, the Swiss Federal Institute of Technology in Lausanne, Switzerland.
Over the past two years, Synopsys has been working in partnership with the University of Rochester and Yokohama National University developing a complete digital circuit design flow for Superconducting Electronics (SCE). This work is being conducted under IARPA's SuperTools project, a multi-year research effort that aims to create a SCE circuit design flow by developing a comprehensive set of Electronic Design Automation (EDA), and Technology Computer Aided Design (TCAD) tools to enable the analysis and design of SCE circuits with Very-Large-Scale Integration (VLSI).
EPFL's Integrated Systems Laboratory (LSI) has developed a method that may reduce the power requirement of electronic chips by mapping out their logic flows in a novel way. By deploying a different set of logic functions for the gates on the potentially billions of transistors found in modern electronic circuits, this system may shorten the circuits' calculation steps. This shortening may enable chip designers to make their chips faster or more energy efficient. EPFL's LSI is applying these methods in ongoing research on SCE conducted under NSF's SuperCool project.
Traditionally, four basic logic functions (and-or-not-mux) have been used to realize electronic circuits. But, EPFL's LSI group set out to produce optimized digital circuits by radically changing the software that generates logic diagrams involving majority functions. Initial studies indicated that the new approach could reduce the number of logic steps needed to execute a given task. Later experiments confirmed that these optimizations were able to reduce the number of logic levels by 18% on average. Engineers can exploit the reduction in logic levels to create faster or less power-hungry chips.
The SCE tools will allow engineers to design complex, high-speed digital circuits with much lower power requirements than available in today's semiconductor technologies. Advanced EDA and TCAD tools have been at the center of the semiconductor revolution and made possible the design and manufacture of today's highly sophisticated electronic systems. The SuperTools project endeavors to apply the experiences and learnings from semiconductors to superconducting electronics, offering the possibility of faster circuits with substantially lower power requirements.
Suggested Items
Microchip Enters into Partnership Agreement with Delta Electronics on Silicon Carbide Solutions
07/18/2025 | Globe NewswireThe growth of artificial intelligence (AI) and the electrification of everything are driving an ever-increasing demand for higher levels of power efficiency and reliability.
ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
07/16/2025 | SEMIElectronic System Design (ESD) industry revenue increased 12.8% to $5,098.3 million in the first quarter of 2025 from the $4,521.6 million registered in the first quarter of 2024, the ESD Alliance, a SEMI Technology Community, announced in its latest Electronic Design Market Data (EDMD) report.
Beyond Design: Refining Design Constraints
07/17/2025 | Barry Olney -- Column: Beyond DesignBefore starting any project, it is crucial to develop a thorough plan that encompasses all essential requirements. This ensures that the final product not only aligns with the design concept but is also manufacturable, reliable, and meets performance expectations. High-speed PCB design requires us to not only push technological boundaries but also consider various factors related to higher frequencies, faster transition times, and increased bandwidths during the design process.
Prague PEDC: Call for Abstracts Deadline July 31
07/16/2025 | Pan-European Electronics Design Conference (PEDC)The second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline is July 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
The Pulse: Design Constraints for the Next Generation
07/17/2025 | Martyn Gaudion -- Column: The PulseIn Europe, where engineering careers were once seen as unpopular and lacking street credibility, we have been witnessing a turnaround in the past few years. The industry is now welcoming a new cohort of designers and engineers as people are showing a newfound interest in the profession.