Electroformed Stencils


Reading time ( words)

The continued drive in electronics to place increasingly smaller components on boards poses continuing challenges to board manufacturers. Tight pad spacing as well as placement of small 0201 and 01005 components is becoming more commonplace on board assemblies. Not only are the parts nearly invisible when placed, but their small size causes challenges with the solder paste application and release needed to yield reproducible, low-defect solder joints. The short scoop this month is that you can meet the challenges of paste application for difficult assembly printing processes by using electroformed stencils. 

It may seem that a stencil is a rather simple device; after all, in its basic form it is just a sheet of metal stretched taught with hole patterns placed in it to allow application of solder paste in the open areas. The stencil and its fabrication have a great influence over the ability of the circuit board assembly manufacturer to reliably reproduce the desired depositions necessary for paste application.

Stencils can be laser cut with or without post-processing, which for many applications is sufficient to get the paste application process completed reliably. Both of these fabrication techniques are currently employed in mainstream stencil production, but they both start to exhibit their limitations as pattern features decrease in size. The roughness of the stencil wall is one of the major influences on how well paste will release from the stencil. The rougher the sidewall of the aperture, the more the paste is prone to sticking onto the edge of the wall. The apertures used with larger pad features are somewhat more tolerant to edge roughness due to usually higher area ratios. As the pattern features decrease in size, the amount of paste that does not release due to a rough edge becomes an increasingly larger portion of the target application volume. So as feature size decreases, the fabrication of the stencil needs to be constructed for enhanced release capability. 

Read the full column here.


Editor's Note: This column originally appeared in the January 2014 issue of SMT Magazine.

Share

Print


Suggested Items

Comparing Soldering Results of ENIG and EPIG Post-steam Exposure

09/11/2019 | Jon Bengston and Richard DePoto, Uyemura International USA
Electroless nickel immersion gold (ENIG) is now a well-regarded finish used to enhance and preserve the solderability of copper circuits. Electroless palladium immersion gold (EPIG), meanwhile, is a new surface finish also for enhancing and preserving solderability—but with the advantage of eliminating electroless nickel from the deposit layer. This feature has become increasingly important with the increasing use of high-frequency PCB designs whereby nickel’s magnetic properties are detrimental.

Solder Mask Evolves into a Truly Additive Process

09/09/2019 | John Fix, Taiyo America Inc.
The 5G era is creating quite a bit of work for many PCB engineers as the materials required to keep up with the speed, frequency, and latency requirements need to be defined and qualified. Solder mask, for example, now becomes a truly additive process. Read on to find out how and why.

Selecting the Proper Flex Coverlayer Material

09/06/2019 | Dave Lackey, American Standard Circuits
Coverlayers are polymer materials used to cover and protect the copper traces of the flex circuit product. There are a number of different options available for protecting the circuits, and they serve different design requirements in terms of cost, performance, and flexural endurance optimization. When specifying the choice, it is critical to call out not just the type of coverlayer material but also the thickness requirement. This can be very important in certain types of constructions, especially when a flex circuit will experience dynamic flexing during use.



Copyright © 2019 I-Connect007. All rights reserved.