-
-
News
News Highlights
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueWhat's Your Sweet Spot?
Are you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche. What are their insights?
Moving Forward With Confidence
In this issue, we focus on sales and quoting, workforce training, new IPC leadership in the U.S. and Canada, the effects of tariffs, CFX standards, and much more—all designed to provide perspective as you move through the cloud bank of today's shifting economic market.
Intelligent Test and Inspection
Are you ready to explore the cutting-edge advancements shaping the electronics manufacturing industry? The May 2025 issue of SMT007 Magazine is packed with insights, innovations, and expert perspectives that you won’t want to miss.
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Final Test Solution of WLCSP Devices
May 26, 2015 | Andreas Nagy, Xcerra Corp.Estimated reading time: 4 minutes

Wafer level chip scale package (WLCSP) devices are used because they offer low cost, small footprint packages that can be directly mounted into smartphones, tablet PCs and other mobile devices. Today, this packaging technology is also used in automotive applications. The manufacturers of mobile device applications are demanding lower defective parts per million (DPPM) from their suppliers of WLCSP devices, catching up with automotive standards.
Currently, the common back-end process flow for mobile WLCSP devices is a single or dual insertion test at wafer probe. With this flow, there is no testing performed after device singulation (wafer saw). The singulated devices are then sorted and picked from the film frame ring for final packaging into reel. Since there is no final test prior to tape and reel, this equipment typically needs to provide a 5-side device inspection to identify potential device damage from sawing. The inspection efforts are quite demanding, with defect recognition requirements in the range of only 10 to only 20 microns, resulting in frequent time and cost intense human interaction and support requirements. Remaining concerns of this inspection are potential functional damages to the device that cannot be identified with a visual inspection. The reason for this flow without a final test is that there has not been a cost effective way to handle singulated WLCSP devices in a high volume manufacturing environment.
In addition to the high visual inspection cost, the cost for bad quality resulting from the escaping devices with functional defects is a burden to the mobile industry that requires new solutions to overcome the shortcomings of this flow.
What are the key attributes and technical challenges of singulated WLCSP device handling with final test?
- Ultimately the final test of WLCSP must address the shortcomings of today’s probe test flow.
- Most critical are the brittle and touch sensitive edges and corners of the devices that could get damaged at any handling step. The reduction of handling steps is therefore mandatory for a successful solution.
- The support of tri-temp final test is required to also address the needs of automotive and industrial applications beyond the ambient and hottest requirements of mobility applications.
- High multi-site test capabilities of high pin count devices will require the control of high contact forces.
- Device pad pitch below 0.3mm will require high accurate device to contact site alignment.
- Improved touch efficiency versus wafer probe test would help to increase productivity and reduce cost.
- The final test results should be capable of virtually reconstituting a wafer test map that might be used for process optimizations in the front end.
A practical approach is to hold hundreds of singulated devices in an array formatted similarly to a device strip. By placing the singulated devices in such an array, a standard strip test handler can then be used to provide true final tri-temp test of WLCSP devices.
The device pad to contact alignment is a standard requirement for a strip handler. Auto vision alignment is therefore a standard feature that supports small pitch requirements.
The strip handler can index the device matrix along the contactor matrix with 100% touch efficiency. Good strip test handlers provide, as standard, very rigid plunger architectures and docking structures to support high parallel, high pin count test requirements. To ensure the highest contact yield optional plunge force measurements monitor the nominal contact force even at the smallest structural deflections.
The remaining task is to safely mount the device to such a strip like array. The technology has to ensure that no corner of the device is getting touched and needs to be able to register the devices very precisely in a defined matrix.
Simplifying backend final test processes
Xcerra has developed InCarrier, a patented sheet metal assembly with a mechanical clamping scheme that addresses all the described requirements. It is already in high volume production and several billion devices have been tested at tri-temp, and with up to 144 devices parallel.
The loading of the sensitive WLCSP is supported by a loading machine that is picking the devices from the wafer ring and placing them into the carrier. The devices are secured in small pockets of the carrier and no handling step of the multiple temperature insertions of the final test can cause any harm to them.
The tracing information from wafer position to strip position can be stored. The strip test handler test results are stored in electronic map files similar to wafer probe. A virtual wafer test map can therefore be reconstituted and used for process quality improvements in the front end.
After final test, the devices then get picked from the InCarrier right at the final packaging equipment. Optional 5S inspections can still be provided, but visual requirements can likely be relaxed to defect sizes that will not require intense human support.
The proposed process is not theory, but is already in high volume evaluation for WLCSP and in high volume production for standard packages. It is the first, and currently the only, cost effective final test solution for WLCSP in a high volume manufacturing environment provided. It may enable the elimination of probe test and could support the automation requirements of the backend final test process.
Author Information
Andreas Nagy is Senior Director Marketing Handler & Test Cell Innovation, at Xcerra Corp.
Suggested Items
TRI to Exhibit at SMTA Queretaro Expo 2025
07/16/2025 | TRITest Research, Inc. (TRI), the leading provider of test and inspection systems for the electronics manufacturing industry, is pleased to announce plans to exhibit at the SMTA Querétaro Expo 2025, scheduled to take place on July 24, 2025, at the Querétaro Centro de Congresos y Teatro Metropolitano.
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/16/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.
TTCI Joins Printed Circuit Engineering Association to Strengthen Design-to-Test Collaboration and Workforce Development
07/09/2025 | The Test Connection Inc.The Test Connection Inc. (TTCI), a leading provider of electronic test and manufacturing solutions, is proud to announce its membership in the Printed Circuit Engineering Association (PCEA), further expanding the company’s efforts to support cross-functional collaboration, industry standards, and technical education in the printed circuit design and manufacturing community.
Study on Resonance Mitigation in Metallic Shielding for Integrated Circuits
07/08/2025 | Maria Cuesta-Martin, Victor Martinez, Vidal Gonzalez Aguado, Würth ElektronikInherent cavity resonant modes often lead to significant degradation of shielding effectiveness, responsible for unwanted electromagnetic coupling. Cavity resonant modes of the metal shielding enclosure can produce two adverse problems: the mutual coupling among different RF modules and shielding effectiveness reduction of the metal enclosure. The cabinets serve to shield certain components from electromagnetic interference (EMI). However, these cavities present some resonance peaks at 5 GHz, making it impossible to use them at higher frequencies.