IWLPC Program Finalized and Registration Now Open

Reading time ( words)

The SMTA and Chip Scale Review magazine are pleased to announce the presentation line-up for the 12^th Annual International Wafer-Level Packaging Conference.  The IWLPC will be held October 13-15, 2015 at the DoubleTree Airport Hotel in San Jose, California.  Registration is now available online and Early Bird conference pricing is in effect until September 25, 2015, after which registration prices will go up $100.

The conference, held October 13 and 14, includes three tracks of technical paper presentations covering Wafer Level Packaging, 3-D (Stacked) Packaging, and MEMS Packaging. A strong lineup of plenary speakers and panelists from the world of 3D and MEMS was assembled to provide success stories and offer a glimpse of new and emerging technologies and applications.

Rama Alapati, Director of Package Architecture & Customer Technology (PACT) at GLOBALFOUNDRIES, is scheduled to give the keynote presentation the first day of the conference on “High Density Fan-Out: Evolution or Revolution.”

Sitaram Arkalgud, VP of 3D Technology at Invensas, will deliver the keynote on the second day, titled “2.5D/3D IC - Examining Low Cost Alternatives.”

The exhibition showcasing over 60 solutions providers covering everything from materials to equipment and market research to metrology will run concurrently with the conference on October 13 and 14. Though mostly sold out, a few booths still remain in the exhibition.

On Thursday, October 15, four application-oriented tutorials on Fan-Out Wafer Level Packaging, 3D ICs, Temporary Bonding of Electronics (Wafers, Displays, Devices), and Wafer Level Packaging for MEMS and Microsystems Technologies for Size and Cost Reductions will be instructed by experts in the field including Beth Keser, Ph.D., Qualcomm; John H. Lau, Ph.D., ASM Pacific Technology; Jared Pettit, Alex Brewer, Alman Law, and John Moore, DAETEC; and Leland "Chip" Spangler, Ph.D., Aspen Microsystems, LLC.  

Visit http://www.iwlpc.com for more information.

Contact Jenny Ng at 952-920-7682 or jenny@smta.org with questions.

About SMTA

The SMTA membership is an international network of professionals who build skills, share practical experience and develop solutions in electronic assembly technologies, including microsystems, emerging technologies, and related business operations.

Chip Scale Review, now entering its 18th year, is the leading international magazine serving the semiconductor, IC and electronic device packaging market.

04/29/2020 | Ranjan Chatterjee, Cimetrix Inc., and Dan Gamota, Jabil Inc.

Ranjan Chatterjee of Cimetrix and Daniel Gamota of Jabil teamed up to bring you this article, originally published as the paper "The Convergence of Technologies and Standards Across the Electronic Products Manufacturing Industry (SEMI, OSAT, and PCBA) to Realize Smart Manufacturing."

03/25/2020 | Brent Fischthal, Koh Young America

When we look at the optical inspection market growth trajectory, we can see how process challenges helped create innovations. For example, solder paste inspection (SPI) has undergone a shift from 2D to 3D because the 2D inspection technologies manufacturers traditionally used to collect solder deposit images could not solve shadowing problems. Thus, companies developed 3D SPI to capture the printed solder paste height to accurately measure the total volume of paste printed. Several years later, we see the same need for surface-mounted component inspection with AOI systems.

11/06/2019 | I-Connect007 Editorial Team

Meet Alfred Macha, one of our SMT007 columnists! Macha’s columns concentrate on process validation, supply chain management, quality management systems, government contracts, FDA regulations, process controls, and more. Alfred Macha brings 20 years of senior leadership roles in quality and operations management working for Sanmina, DDi (now TTM Technologies), Anaren (now TTM Technologies), and HEI Microelectronics.