Space Saving, 3.3V I/O FBGA Two-Speed Synchro/Resolver Combiner from DDC
November 22, 2019 | Data Device Corporation (DDC)Estimated reading time: 1 minute
Data Device Corporation (DDC) introduces a redesigned version of its popular Synchro/Resolver two-speed combiner, now featuring 3.3V I/O within a compact and highly efficient FBGA (Fine Pitch Ball Grid Array) package. The SD-15901 FBGA design provides space and power savings with a 34% smaller footprint and 35% less power dissipation than the previous generation, enabling SWaP optimization of PCB layout and ease of assembly with ball grid array surface mounting.
Using coarse and fine digital angle inputs, the combiner provides up to 22-bit angle resolution, making it ideal for high-performance position control systems requiring real-time precision resolution. Additionally, the SD-15901 is RoHS compliant, and rated for the full military temperature range (-55°C to +125°C).
Benefits include:
- Optimized Performance and Design
- High resolution (up to 22 bits)
- Small footprint (23 mm x 23 mm) saves board space, 34% smaller compared with (28.4 mm x 28.4 mm) of previous generation
- Low power dissipation, 35% less power dissipated than previous generation (at nominal operation)
- FBGA design enables ease of assembly
- Flexibility & Ease of Use
- Can be used with all 3.3V Synchro/Resolver converters and processors, no logic shifters required
- No software or calibration required
- Environmental
- Military temperature range (-55°C to +125°C)
- RoHS compliant
"DDC’s second generation Synchro/Resolver two-speed combiner offers significant SWaP savings along with high resolution, to enable optimized PDB design," Roger Tomassi, DDC Product Line Manager, Motion Feedback.
Suggested Items
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.