Imec Extends Damascene Metallization Towards the 3nm Technology Node
June 4, 2018 | ImecEstimated reading time: 3 minutes
At this week’s 2018 IEEE International Interconnect Technology Conference (IITC 2018), imec, the world-leading research and innovation hub in nanoelectronics and digital technology, will present 11 papers on advanced interconnects, ranging from extending Cu and Co damascene metallization, all the way to evaluating new alternatives such as Ru and graphene. After careful evaluation of the resistance and reliability behavior, imec takes first steps towards extending conventional metallization into to the 3nm technology node.
For almost two decades, Cu-based dual damascene has been the workhorse industrial process flow for building reliable interconnects. But when downscaling logic device technology towards the 5nm and 3nm technology nodes, meeting resistance and reliability requirements for the tightly pitched Cu lines has become increasingly challenging. The industry is however in favor of extending the current damascene technology as long as possible, and therefore, different solutions have emerged.
To set the limits of scaling, imec has benchmarked the resistance of Cu with respect to Co and Ru in a damascene vehicle with scaled dimensions, demonstrating that Cu still outperforms Co for wire cross sections down to 300nm2 (or linewidths of 12nm), which corresponds to the 3nm technology node. To meet reliability requirements, one option is to use Cu in combination with thin diffusion barriers such as tantalum nitride (TaN)) and liners such as Co or Ru. It was found that the TaN diffusion barrier can be scaled to below 2nm while maintaining excellent Cu diffusion barrier properties.
For Cu linewidths down to 15–12nm, imec also modeled the impact of the interconnect line-edge roughness on the system-level performance. Line-edge roughness is caused by the lithographic and patterning steps of interconnect wires, resulting in small variations in wire width and spacing. At small pitches, these can affect the Cu interconnect resistance and variability. Although there is a significant impact of line-edge roughness on the resistance distribution for short Cu wires, the effect largely averages out at the system level.
An alternative solution to extend the traditional damascene flow is replacing Cu by Co. Today Co requires a diffusion barrier – an option that recently gained industrial acceptance. A next possible step is to enable barrierless Co or at least sub-nm barrier thickness with careful interface engineering. Co has the clear advantage of having a lower resistance for smaller wire cross-secions and smaller vias. Based on electromigration and thermal storage experiments, imec presents a detailed study of the mechanisms that impact Co via reliability, showing the abscence of voids in barrierless Co vias, demonstrating a better scalability of Co towards smaller nodes.
The research is performed in cooperation with imec’s key nano interconnect program partners including GlobalFoundries, Huawei, Intel, Micron, Qualcomm, Samsung, SK Hynix, SanDisk/Western Digital, Sony Semiconductor Solutions, TOSHIBA Memory and TSMC.
Via resistance for Co, Cu, Ru (left); and comparison of damascene line resistance versus total conductor cross-sections area of Ru, Co and Cu nanowires (right)
About imec
Imec is the world-leading research and innovation hub in nanoelectronics and digital technologies. The combination of our widely acclaimed leadership in microchip technology and profound software and ICT expertise is what makes us unique. By leveraging our world-class infrastructure and local and global ecosystem of partners across a multitude of industries, we create groundbreaking innovation in application domains such as healthcare, smart cities and mobility, logistics and manufacturing, energy and education.
As a trusted partner for companies, start-ups and universities we bring together close to 4,000 brilliant minds from over 85 nationalities. Imec is headquartered in Leuven, Belgium and has distributed R&D groups at a number of Flemish universities, in the Netherlands, Taiwan, USA, China, and offices in India and Japan. In 2017, imec's revenue (P&L) totaled 546 million euro. Further information on imec can be found at www.imec-int.com.
Suggested Items
L3Harris Receives $214 Million in Orders to Support German Armed Forces
05/12/2025 | L3Harris TechnologiesL3Harris Technologies has received multiple orders expected to total $214 million under Germany’s Digitalization – Land Based Operations (D-LBO) program.
Kaynes Technology Acquires Canada-Based August Electronics
05/09/2025 | PRNewswireAugust Electronics Inc. is pleased to announce that it has entered into a definitive agreement to be acquired by Kaynes Canada Limited, a wholly owned step-down subsidiary of Kaynes Technology India Limited, a leading Electronics System Design & Manufacturing (ESDM) company. The transaction is expected to close by the end of May 2025, subject to customary regulatory approvals and closing conditions.
LITEON Technology Reports Consolidated April Sales of NT$13.4 Billion Up 27% YoY
05/09/2025 | LITEON TechnologyLITEON Technology reported its April consolidated revenue of NT$13.4 billion. Thanks to the growth from power management in cloud computing, advanced server, and networking, the revenue is up 27% YoY.
Ultrahuman Expands its American Factory’s Manufacturing Capacity
05/09/2025 | GlobeNewswireUltrahuman, a pioneer in health optimization technology, has announced that it’s ramping up its capacity of the Ring AIR. Ultrahuman’s manufacturing facility (UltraFactory) in partnership with SVtronics, a US-based electronics manufacturing business, has been operational in Plano, Texas, since November 2024.
Kyocera Licenses Quadric’s Chimera GPNPU AI Processor IP
05/08/2025 | BUSINESS WIREQuadric announced that Kyocera Document Solutions Inc. (hereinafter: Kyocera) has licensed the Chimera™ general purpose neural processor (GPNPU) intellectual property (IP) core for use in next generation office automation system on-chip (SoC) designs.