-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueIn Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
3D Convergence of Multiboard PCB and IC Packaging Design
July 18, 2018 | Bob Potock, ZukenEstimated reading time: 3 minutes

The electronic product design process is being challenged like never before, with the need to develop feature-rich, light, compact products at a lower cost, in less time. To address these challenges, designers are combining chips and boards in new configurations, such as complex 3D stacked structures, or new packaging technologies like package-on-package (PoP) and system-in-package (SiP). They are also embedding passive and active components on inner layers, inside cavities and within the dielectric of the board stack-up.
Traditional 2D PCB design systems are used to design one PCB at a time in isolation from the other PCBs within a product, and also in isolation from the ICs, packages, and enclosure. Validating connections between the PCBs, collision checking the boards to the enclosure, and reducing interconnection distance to the ICs requires time-consuming manual operations that are error-prone and limit the potential for reuse.
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.
Multiboard Design Challenges
Today’s complex multiboard electronic products create design challenges, such as planning and management of interconnects at the system level. In current-generation tools, the signal verification process for a multiboard design involves exporting pin lists that include net names for each board connector and correlating the net names to the master list of net names. In many cases, it’s also necessary to manually verify each board connector’s signal name. With mechanical engineers and board designers working with disconnected systems it’s difficult, if not impossible, to intelligently manage connectivity and changes between boards. Using a spreadsheet or some other disconnected document to manage the large number of interconnects between the PCBs in the system is time-consuming and prone to error.
When mechanical engineers have inaccurate information on the electrical design or electrical engineers have inaccurate information on the mechanical design, the result in many cases is that batteries don’t fit, mounting screws create shorts against PCBs, and connectors don’t mate with packaging openings. Improper management can easily result in wasted product development time, scrapped boards and slipped schedules.
The combination of increasing capabilities, shrinking size and more complex external shapes means that electronics must increasingly consider the shape of the package while the mechanical design is more dependent than ever on the physical aspects of the internal electronics. Multi-board designs make ECAD-to-MCAD translation more difficult because of the need to communicate the position of connectors and other common points between the boards.
Yet in the current generation of tools, the collision-checking process involves exporting placement information, usually in IDF format, for each PCB to a mechanical engineer for assembly analysis. PCB design tools have continued to focus on working in 2D on one PCB at a time, with the electrical work done in 2D and then the 2D design being exported into 3D mechanical design software where the boards are positioned and checked for interference. The PCB designer is unable to, for example, position two boards on top of each other to see how they fit together. This is normally done after the board design has been exported to the mechanical design tool. Interdependencies between interlocking boards and their enclo-sure in complex products are critical.
To read this entire article, which appeared in the June 2018 issue of Design007 Magazine, click here.
Suggested Items
Canadian Circuits Inc. Unveils Rapid Prototype PCB Assembly Service to Accelerate Innovation
05/14/2025 | Canadian Circuits, Inc.Canadian Circuits Inc. (CCI), a leading provider of high-quality, made-in-Canada, Printed Circuit Board (PCB) solutions, is proud to announce the launch of its Prototype PCB Assembly (PCBA) service. This new offering enhances CCI’s commitment to empowering engineers and OEMs by accelerating the journey from concept to product launch with precision and efficiency in electronics manufacturing.
New Episode of NCAB Podcast Series Explores Cutting-edge Thermal Management Solutions
05/14/2025 | I-Connect007In this episode we continue the conversation with NCAB Field Application Engineer Ryan Miller as we dive into practical design and manufacturing techniques for controlling thermal effects. Topics include via farms, insulated metal substrates, coin technology, and copper pedestals—solutions that help meet today's high-performance demands.
American Standard Circuits to Exhibit and Speak at SMTA Oregon Expo
05/14/2025 | American Standard CircuitsAnaya Vardya, President, and CEO of American Standard Sunstone Circuits has announced that his company will be exhibiting SMTA Oregon Expo & Tech Forum to be held on May 20 at the Wingspan Events and Conference Center in Hillsboro, Oregon.
indie Semiconductor Reports Q1 2025 Results
05/13/2025 | BUSINESS WIREindie Semiconductor, Inc., an automotive solutions innovator, today announced first quarter results for the period ended March 31, 2025. Q1 revenue was up 3.3 percent year-over-year to $54.1 million with Non-GAAP gross margin of 49.5 percent. On a GAAP basis, first quarter 2025 operating loss was $38.9 million compared to $49.6 million a year ago.
Elementary, Mr. Watson: Design Data Packages—Circle of Concern or Circle of Influence?
05/14/2025 | John Watson -- Column: Elementary, Mr. WatsonI've often been asked, "Can you have a perfect PCB design?" At first blush, it seems like the answer should be yes. After all, if you follow all the rules, double-check your work, and use the right tools, it should be perfect. Right?