-
-
News
News Highlights
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Ucamco’s YELO Cuts PCB Engineering, Fab Costs
September 28, 2018 | UcamcoEstimated reading time: 3 minutes
Ucamco has introduced YELO, its brand-new suite of Yield Enhancing Layout modules. With high-speed multichannel intelligence, YELO automates one of the most cumbersome tasks in PCB pre-production by scanning PCB designs for design conflicts, anomalies and potential problems, and generating alternative design solutions on the fly.
PCB manufacturers always check their customers’ incoming design data in detail prior to manufacture, using tools such as the UcamX Design Rule Check (DRC) module. More often than not, such checks highlight multiple problems, typically violations of customer-specified track widths and clearances or feature parameters, of which the CAD designer may well be unaware, and which inevitably place the PCB in a higher and more expensive manufacturing class, made even more expensive by the higher risk of scrap.
After discovering these issues, the manufacturer has two choices: capabilities permitting, the customer can be quoted a higher price to make the product as is, or, and this is where CAM engineers spend most of their time, the violations are resolved one by one, by moving features, changing track widths and other parameters, and trying to bring the product back within the client’s originally stated lower cost manufacturing class, going through multiple DRC iterations to ensure that new problems have not been created in the process. It’s a complex and time-consuming undertaking, and done manually, it is far from optimal: the engineer will typically try to resolve issues by making changes in the immediate vicinity, but the optimal solution may require a series of changes that start much further away.
This is where YELO comes in. Its Copper Adjuster Signal and Plane modules scan the entire board, and with an impressive arsenal of intelligent automated correction functionality, they shift and alter tracks, copper dams, annular rings and other features on signal, plane and mixed layers throughout the board to ensure that issues are resolved optimally, reliably, and according to customer and manufacturer design rules, to bring the PCB design within stated class and specifications while maintaining netlist integrity. Similarly, YELO Legend Adjuster scans and adjusts the size and positioning of legend as necessary.
And it’s all done with unprecedented speeds and range, says Ucamco’s Dirk Leroy. “Using combinational decisions, YELO makes multiple ‘yes/no’ decisions in parallel, making it faster and smarter than the human brain. It examines numerous iterations simultaneously, and backtracks if decisions turn out to be less than optimal.”
And where the designer’s authorisation is needed to sanction changes, YELO makes a copy of a given copper layer to document the "before and after" design situations, facilitating faster, easier communication and design turnaround times.
Ucamco is currently offering YELO free of charge for evaluation in its latest UcamX 2018.06 software distribution, together with a number of other improvements including better error reporting for Design Rules, enhanced import of Eagle fonts and customisable Rout Path Sequence. It also allows users to read UcamX jobs straight out of zip archives, as well as displaying PCB top and bottom layers in realistic colours.
If you haven’t already updated your version of UcamX, do it today and find out how YELO can brighten your business and your bottom line.
About Ucamco
Ucamco (formerly Barco ETS) is a market leader in PCB CAM software, photoplotting and direct imaging systems, with a global network of sales and support centers. Headquartered in Ghent, Belgium, Ucamco has over 25 years of ongoing experience in developing and supporting leading-edge photoplotters and front-end tooling solutions for the global PCB industry. Key to this success is the company's uncompromising pursuit of engineering excellence in all its products. Ucamco also owns the IP rights on the Gerber File Format through its acquisition of Gerber Systems Corp.
For more information, click here.
Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.