Dan's Biz Bookshelf: 'Move Your Bus'
Driving Innovation: Direct Imaging vs. Conventional Exposure
It’s Only Common Sense: Selling to Today's Generation of Buyers
Atotech to Discuss Reducing Manufacturing Costs for FO-PLP at iMAPS
October 8, 2018 | AtotechEstimated reading time: 2 minutes
“Upscaling panel size for copper plating on FO-PLP applications to reduce manufacturing cost” will be the topic of Atotech’s presentation at this year’s iMAPS conference, held in Pasadena, USA, from October 8 to 11, 2018.
Atotech’s presentation is part of Session TP2 on advanced fan-out and will be held by Christian Ohde, Global Application Manager for Panel and Pattern Plating and Dirk Ruess, Sales Development Manager for Electronics Equipment, on Tuesday, October 9, 2018, from 2:00-2:25 p.m.
“Since the successful implementation of Fan-Out Wafer-Level Packaging (FO-WLP) in the production of the iPhone 7 the industry is interested to increase the through-put and lower the total cost of ownership by moving from round wafer to panel format,” explains Christian Ohde. He continues “with Atotech’s MultiPlate®, a revolutionary new plating tool, the plating requirements for both wafer- and panel level packaging are met.”
The presentation will discuss the developments in FO-PLP and explain the current capability for copper distribution over panels for various panel formats (370 x 470 mm² up to 600 x 600 mm²). It will also introduce Atotech’s newly developed electrolytes for high-speed copper deposition in RDL plating - both with and without microvias and tall pillar plating (PoP design).
“Recently obtained process results show that FO-PLP has the potential to be not only a strong competition approach to FO-WLP, but seriously challenge the status quo in the coming years. High speed copper deposition enabled by the combination of new electrolytes and adapted plating equipment technology will be the answer of the challenges the industry currently faces,” adds Dirk.
MultiPlate PLP, Atotech’s revolutionary new tool for FO-PLP
The company will also present two topics at the poster session in the foyer on Thursday, October 11, from 11:45 a.m. to 1:15 p.m.:
- “Novel formaldehyde-free electroless copper for plating on next generation substrates” in poster session 140 by Christian Wendeln, R&D Scientist for Desmear and Metallization at Atotech Group
- “Investigation of a proactive glass filler removal in IC substrate build-up films and its effect on topography and copper adhesion” in poster session 146 by Stefan Kempa, R&D Scientist for Desmear and Metallization at Atotech Group
Atotech invites all iMAPS conference visitors to stop by and join their presentations on October 9 and 11. The Atotech team is also looking forward to discuss any other themes, trends and recent developments.
About Atotech
Atotech is one of the world’s leading manufacturers of specialty chemicals and equipment for the printed circuit board, IC-substrate and semiconductor industries, as well as for the decorative and functional surface finishing industries. Atotech has annual sales of USD1.2 billion (2017). The company is fully committed to sustainability – we develop technologies to minimize waste and to reduce environmental impact. Atotech has its headquarters in Berlin, Germany, and employs about 4,000 people in over 40 countries. For more information, click here.
Share on:
Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.