The Marketing Minute: If Your Marketing Budget Gets Cut in Half, Then What?
Punching Out: How Are the Big Boys in Electronics Doing?
It’s Only Common Sense: Complexity Is the Enemy of Profit
Atotech to Discuss Reducing Manufacturing Costs for FO-PLP at iMAPS
October 8, 2018 | AtotechEstimated reading time: 2 minutes
“Upscaling panel size for copper plating on FO-PLP applications to reduce manufacturing cost” will be the topic of Atotech’s presentation at this year’s iMAPS conference, held in Pasadena, USA, from October 8 to 11, 2018.
Atotech’s presentation is part of Session TP2 on advanced fan-out and will be held by Christian Ohde, Global Application Manager for Panel and Pattern Plating and Dirk Ruess, Sales Development Manager for Electronics Equipment, on Tuesday, October 9, 2018, from 2:00-2:25 p.m.
“Since the successful implementation of Fan-Out Wafer-Level Packaging (FO-WLP) in the production of the iPhone 7 the industry is interested to increase the through-put and lower the total cost of ownership by moving from round wafer to panel format,” explains Christian Ohde. He continues “with Atotech’s MultiPlate®, a revolutionary new plating tool, the plating requirements for both wafer- and panel level packaging are met.”
The presentation will discuss the developments in FO-PLP and explain the current capability for copper distribution over panels for various panel formats (370 x 470 mm² up to 600 x 600 mm²). It will also introduce Atotech’s newly developed electrolytes for high-speed copper deposition in RDL plating - both with and without microvias and tall pillar plating (PoP design).
“Recently obtained process results show that FO-PLP has the potential to be not only a strong competition approach to FO-WLP, but seriously challenge the status quo in the coming years. High speed copper deposition enabled by the combination of new electrolytes and adapted plating equipment technology will be the answer of the challenges the industry currently faces,” adds Dirk.
MultiPlate PLP, Atotech’s revolutionary new tool for FO-PLP
The company will also present two topics at the poster session in the foyer on Thursday, October 11, from 11:45 a.m. to 1:15 p.m.:
- “Novel formaldehyde-free electroless copper for plating on next generation substrates” in poster session 140 by Christian Wendeln, R&D Scientist for Desmear and Metallization at Atotech Group
- “Investigation of a proactive glass filler removal in IC substrate build-up films and its effect on topography and copper adhesion” in poster session 146 by Stefan Kempa, R&D Scientist for Desmear and Metallization at Atotech Group
Atotech invites all iMAPS conference visitors to stop by and join their presentations on October 9 and 11. The Atotech team is also looking forward to discuss any other themes, trends and recent developments.
About Atotech
Atotech is one of the world’s leading manufacturers of specialty chemicals and equipment for the printed circuit board, IC-substrate and semiconductor industries, as well as for the decorative and functional surface finishing industries. Atotech has annual sales of USD1.2 billion (2017). The company is fully committed to sustainability – we develop technologies to minimize waste and to reduce environmental impact. Atotech has its headquarters in Berlin, Germany, and employs about 4,000 people in over 40 countries. For more information, click here.
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
I-Connect007 Releases The Printed Circuit Designer’s Guide to… Direct Metallization: A Guide to Complex PCB Fabrication
05/15/2026 | I-Connect007As PCB complexity continues to accelerate, fabricators and OEMs are reevaluating long-standing manufacturing processes to meet the demands of AI, HDI, advanced packaging, and next-generation electronics. To address these evolving challenges, I-Connect007 is proud to announce the release of The Printed Circuit Designer’s Guide to… Direct Metallization: A Guide to Complex PCB Fabrication, authored by MacDermid Alpha Solution’s Carmichael Gugliotti.
Driving Innovation: Selecting the Right Laser Source
04/28/2026 | Simon Khesin -- Column: Driving InnovationWhen I first joined Schmoll Maschinen, I brought experience from almost every PCB process, except for laser. As I immersed myself in laser processing, I realized why it can seem so daunting to a newcomer. The complexity arises from three intersecting factors: A vast variety of laser sources: CO2, UV-nano, green-pico, UV-pico, IR-pico, and others; a diverse range of applications: Drilling, cutting, ablation, and more; and an extensive list of materials: These have vastly different absorption rates. Choosing the right machine or laser source is rarely trivial. Even for experienced engineers, answering "Which source is best?" requires examining the business's specific goals.
Institute of Circuit Technology Spring Seminar 2026: A Bright Future in Europe
04/23/2026 | Pete Starkey, I-Connect007Through the leafy lanes and spring flowers of Warwickshire and back to Meridan, the traditional centre of England, and now officially part of the Metropolitan Borough of Solihull in the county of the West Midlands, I attended the Annual General Meeting and Spring Seminar of the Institute of Circuit Technology (ICT) on April 14. Out of the AGM came notable changes in leadership at the top of the Institute: the retirement of Mat Beadel as chair and Emma Hudson as technical director. Effective May 1, Steve Driver is the new chair, and Alun Morgan is the new technical director.
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
Fresh PCB Concepts: Designing PCBs for Harsh Environments—Reliability Is Engineered Upstream
04/23/2026 | Team NCAB -- Column: Fresh PCB ConceptsWhen engineers hear the phrase “harsh environment,” they usually think of the extreme temperature swings, vibration and shock, pressure changes, or radiation in aerospace. However, aerospace is not the only harsh environment where electronic assemblies must survive. Automotive power electronics, downhole oil and gas tools, marine controls, rail systems, defense platforms, and industrial automation equipment all expose PCBs to environments that are equally unforgiving. The stress mechanisms may differ, but the physics does not.