Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
Facing the Future: Time for Real Talk, Early and Often, Between Design and Fabrication
Trouble in Your Tank: Can You Drill the Perfect Hole?
Practical Verification of Void Reduction Method for BTC Using Exposed Via-in-pad
December 16, 2019 | Alfredo Garcia, et al, Sanmina and NokiaEstimated reading time: 1 minute
Abstract
Void reduction strategies used with different levels of success throughout the industry include managing reflow profile parameters, solder paste deposit volume and solder paste type, stencil aperture cut to different geometries, thermal pad geometries with and without solder mask webs, vacuum-assisted reflow, sweep stimulation of PCB substrate, use of solder preforms, tinning of the components pads before placement and reflow, I/O aperture design to overprint at the toe of the pad, and exposed via-in-pad [1–8]. The translation of these methods and their combinations for void control on the thermal pad of bottom-terminated components (BTCs) has been met with different levels of success in volume production.
The method explored in this article regards the use of exposed via-in-pad. A dedicated test vehicle was designed for two types of QFN components. The main variables accounted for were the component size, number of exposed vias in the thermal pad, via pitch, via size, and solder paste coverage. The responses sought in this experiment include a thermal pad void level and solder wicking down the via barrel with resulting solder protrusion on the opposite side of the PCB.
The results indicated that solder will wick down the exposed via-in-pad regardless of the via diameter and solder paste coverage. Despite this finding, there were no defects recorded like component tilting, skewing, opens, or solder bridging. Specific configurations attained voiding levels in the thermal pad below 25%; however, other configurations did show a void level for the thermal pad up to 50%. A discussion will be presented regarding the effect of the board thickness and the geometry of the via array on the thermal pad solder coverage and voiding level.
To read this entire article, which appeared in the November 2019 issue of SMT007 Magazine, click here.
Share on:
Suggested Items
KYZEN to Highlight Understencil and PCB Cleaners at SMTA Querétaro Expo and Tech Forum
07/09/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Querétaro Expo & Tech Forum, scheduled to take place Thursday, July 24, at Centro de Congresos y Teatro Metropolitano de Querétaro.
Driving Innovation: Direct Imaging vs. Conventional Exposure
07/01/2025 | Simon Khesin -- Column: Driving InnovationMy first camera used Kodak film. I even experimented with developing photos in the bathroom, though I usually dropped the film off at a Kodak center and received the prints two weeks later, only to discover that some images were out of focus or poorly framed. Today, every smartphone contains a high-quality camera capable of producing stunning images instantly.
Hands-On Demos Now Available for Apollo Seiko’s EF and AF Selective Soldering Lines
06/30/2025 | Apollo SeikoApollo Seiko, a leading innovator in soldering technology, is excited to spotlight its expanded lineup of EF and AF Series Selective Soldering Systems, now available for live demonstrations in its newly dedicated demo room.
Indium Corporation Expert to Present on Automotive and Industrial Solder Bonding Solutions at Global Electronics Association Workshop
06/26/2025 | IndiumIndium Corporation Principal Engineer, Advanced Materials, Andy Mackie, Ph.D., MSc, will deliver a technical presentation on innovative solder bonding solutions for automotive and industrial applications at the Global Electronics A
Fresh PCB Concepts: Assembly Challenges with Micro Components and Standard Solder Mask Practices
06/26/2025 | Team NCAB -- Column: Fresh PCB ConceptsMicro components have redefined what is possible in PCB design. With package sizes like 01005 and 0201 becoming more common in high-density layouts, designers are now expected to pack more performance into smaller spaces than ever before. While these advancements support miniaturization and functionality, they introduce new assembly challenges, particularly with traditional solder mask and legend application processes.