Driving Innovation: Direct Imaging vs. Conventional Exposure
It’s Only Common Sense: Selling to Today's Generation of Buyers
Dan’s Biz Bookshelf: ‘Believe in Better'
StratEdge Features Semiconductor Packages and Assembly Services at Three Trade Shows in March
February 25, 2020 | StratEdgeEstimated reading time: 1 minute
StratEdge Corporation, leader in the design, production, and assembly of high-frequency and high-power semiconductor packages for microwave, millimeter-wave, and high-speed digital devices, will have applications specialists available at the IMAPS Device Packaging Conference, APEC 2020, and GOMACTech 2020 to discuss the many packages available for DC to 63+ GHz and its package assembly services.
Packages include:
- Post-fired ceramic, low-cost molded ceramic, and ceramic QFN packages
- The LL family of leaded laminate copper-moly-copper (CMC) base packages
- High-power semiconductor packages
- Off-the-shelf molded ceramic packages that can be configured to meet the requirements for chips with frequencies up to 18 GHz. These packages provide enhanced thermal dissipation for high-power gallium nitride devices and come in fully hermetic versions in over 200 standard outlines.
- High-reliability packages that meet stringent military applications. The packages have electrical transition designs that ensure exceptionally low electrical losses and operate efficiently, even at the highest frequencies.
"Much attention is given to GaN chips, but the package in which the GaN device is attached and the way the chip is attached to the package is often overlooked," explained Casey Krawiec, VP of global sales for StratEdge Corporation. "It's well known that GaN chip efficiency and reliability can be improved by creating a package environment that reduces chip-to-package junction temperatures. StratEdge has developed a proprietary eutectic die attach method that drops junction temperatures by 20 degrees when compared to standard assembly methods with ceramic packages. Please stop by our booths and find out more."
StratEdge will be at IMAPS Device Packaging Conference, Fountain Hills, AZ, from March 3-4 in booth 56, APEC 2020, New Orleans, LA, from March 16-18 in booth 2157, and at GOMACTech 2020, San Diego, CA, from March 17-18, in booth 202.
Share on:
Suggested Items
The Evolution of Picosecond Laser Drilling
06/19/2025 | Marcy LaRont, PCB007 MagazineIs it hard to imagine a single laser pulse reduced not only from nanoseconds to picoseconds in its pulse duration, but even to femtoseconds? Well, buckle up because it seems we are there. In this interview, Dr. Stefan Rung, technical director of laser machines at Schmoll Maschinen GmbH, traces the technology trajectory of the laser drill from the CO2 laser to cutting-edge picosecond and hybrid laser drilling systems, highlighting the benefits and limitations of each method, and demonstrating how laser innovations are shaping the future of PCB fabrication.
Day 2: More Cutting-edge Insights at the EIPC Summer Conference
06/18/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) summer conference took place this year in Edinburgh, Scotland, June 3-4. This is the third of three articles on the conference. The other two cover Day 1’s sessions and the opening keynote speech. Below is a recap of the second day’s sessions.
Day 1: Cutting Edge Insights at the EIPC Summer Conference
06/17/2025 | Pete Starkey, I-Connect007The European Institute for the PCB Community (EIPC) Summer Conference took place this year in Edinburgh, Scotland, June 3-4. This is the second of three articles on the conference. The other two cover the keynote speeches and Day 2 of the technical conference. Below is a recap of the first day’s sessions.
Preventing Surface Prep Defects and Ensuring Reliability
06/10/2025 | Marcy LaRont, PCB007 MagazineIn printed circuit board (PCB) fabrication, surface preparation is a critical process that ensures strong adhesion, reliable plating, and long-term product performance. Without proper surface treatment, manufacturers may encounter defects such as delamination, poor solder mask adhesion, and plating failures. This article examines key surface preparation techniques, common defects resulting from improper processes, and real-world case studies that illustrate best practices.
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.