-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
Article Highlights
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Why We Simulate
April 29, 2021 | Bill Hargin, Z-zeroEstimated reading time: 1 minute
When I was cutting my teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. We called dielectrics “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz.
As speeds increased in the 1990s and beyond, PCB fabricators acquired software tools for designing stackups and dialing in target impedances. In the process, they would acquire PCB laminate libraries, providing proposed stackups to their OEM customers late in the design process, including material thicknesses, copper thickness, dielectric constant, and trace widths—all weeks or months after initial signal-integrity simulation and analysis should have taken place.
Speeds continued to increase in the 2000s; design margins continued to tighten, and OEM engineers began tracking signals in millivolts (mV) and picoseconds (ps). Figure 1 illustrates these trends starting in 2000, emphasizing the trajectory of PCI Express trajectory, from PCIe 3.0 in 2010 to PCIe 6.0, which is just on the doorstep.
In webinars and training events I often pose this question: “Why do we simulate?” I ask because the answers tell me a lot about the audience, and some wise older person long ago told me and my fellow students to “always know your audience.”
When I ask that, I get answers like faster signaling speeds, calculating impedance or loss, opening eyes and avoiding inter-symbol interference, controlling crosstalk, etc. These are all good answers, but a bit on the periphery in my view.
One astute signal integrity practitioner offered that we simulate for only two reasons:
- To make design decisions (i.e., evaluate tradeoffs during design).
- To verify a design before manufacturing (verification).
The only question that designers really care about is, “Will it work and by how much?” This implies that the simulation should be able to produce tangible metrics that can be related to design success or failure. Fair enough.
This is a good description for “why we simulate,” but so far, I’ve never heard anyone mention the most fundamental reason, in my opinion, for signal integrity (SI) or power integrity (PI) simulation: To predict the negative impact that the physical world has on the electrical world, and to mitigate or prevent the negative effects proactively.
To read this entire article, which appeared in the April 2021 issue of Design007 Magazine, click here.
Suggested Items
DuPont Showcases AI Innovations Featuring Advanced Interconnects at 2024 International Electronic Circuits Exhibition
05/13/2024 | DuPontDuPont announced it will showcase its comprehensive range of advanced circuit materials and solutions at the 2024 International Electronic Circuits Exhibition in Shanghai. With a product portfolio that includes fine line, signal integrity, power and thermal management, DuPont will exhibit at Booth #8L06 at the National Exhibition and Convention Center (NECC) from May 13 to 15.
MKS’ Atotech to Participate in ECTC
05/10/2024 | MKS’ AtotechAt this year’s 74th IEEE Electronic Components and Technology Conference (ECTC), MKS’ Atotech will present and demonstrate its latest product and service innovations.
The Chemical Connection: Reducing Etch System Water Usage, Part 2
05/02/2024 | Don Ball -- Column: The Chemical ConnectionIn my last column, I reviewed some relatively simple ways to reduce water usage in existing etch systems: cutting down cooling coil water flow, adding chillers to replace plant water for cooling, lowering flow rate nozzles for rinses, etc. This month, I’ll continue with more ways to control water usage in your etcher. Most of these are not easily retrofittable to existing equipment but should be given serious consideration when new equipment is contemplated. With the right combination of add-ons, it is possible to bring the amount of water used in an etch system to almost zero.
Designer’s Notebook: What Designers Need to Know About Manufacturing, Part 2
04/24/2024 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board (PCB) is the primary base element for providing the interconnect platform for mounting and electrically joining electronic components. When assessing PCB design complexity, first consider the component area and board area ratio. If the surface area for the component interface is restricted, it may justify adopting multilayer or multilayer sequential buildup (SBU) PCB fabrication to enable a more efficient sub-surface circuit interconnect.
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.