Cadence Revolutionizes System Design with Optimality Explorer for AI-Driven Optimization of Electronic Systems
June 10, 2022 | Cadence Design Systems, Inc.Estimated reading time: 3 minutes

Cadence Design Systems, Inc. announced the Cadence® Optimality Intelligent System Explorer, which enables multi-disciplinary analysis and optimization (MDAO) realization of electronic systems. After revolutionizing simulation and delivering several products with breakthrough performance and accuracy, Cadence has focused on optimization, first introducing the disruptive Cadence Cerebrus™ Intelligent Chip Explorer, and now Optimality Explorer. Leveraging similar AI technology as used in Cadence Cerebrus to yield groundbreaking results, Optimality Explorer delivers optimized designs on average 10X faster than traditional manual methods, with up to a 100X speedup realized on some designs. Optimality Explorer further extends Cadence’s system analysis leadership by delivering to market an industry first: an AI-driven, MDAO-enabled in-design multiphysics system analysis solution.
Cadence’s Clarity™ 3D Solver for 3D electromagnetic (EM) analysis and Sigrity™ X technologies for high-speed signal integrity (SI) and power integrity (PI) analyses are the first Cadence multiphysics system analysis software products to embrace Optimality Explorer. With Optimality Explorer, Clarity and Sigrity X solvers can significantly improve designers’ productivity and efficiency by enabling design teams to explore the entire design space and quickly and efficiently converge on the optimal design.
Optimality Intelligent System Explorer delivers the following benefits:
- Design insight: Enables designers to quickly determine optimum electrical performance, avoiding suboptimal local minima and maxima, while mapping variations for additional consideration and exploration of the complete design space
- Improved productivity: Empowers design engineers and teams to efficiently achieve optimized system-level designs, improving productivity by 10X on average when compared to manual, brute-force parametric table studies, with up to a 100X speedup realized on some designs
- Easy-to-use interface: Flexible use model allows customers to activate Optimality Explorer from the Clarity and Sigrity X environments for fast invocation of MDAO
- Extensible solution: Allows customers to extend AI-driven optimization across Cadence’s multiphysics technologies to create a comprehensive computational software solution spanning simulation, optimization and signoff
“For years, optimization at the system level has been extremely inefficient based on a human-intensive workflow of design/prototype/test/refine and eventual manufacturing,” said Ben Gu, vice president of R&D for the Multiphysics System Analysis Business Unit at Cadence. “With Optimality Explorer’s MDAO capability, it’s now possible to perform system-level optimization, from the IC to the package, the PCB and the system, in a fraction of the time and with Cadence’s signature gold-standard accuracy.”
Customer Endorsements
“In a high-speed package design, it’s a cost- and performance-effective process to optimize the design before taping out. For our DDR package optimization process, Cadence’s Optimality Explorer-empowered Clarity 3D Solver enabled us to uncover the best parameter configuration, meeting our design criteria in a dramatically shorter time window, thereby speeding up our time to market while enabling us to deliver a higher performing solution,” said Alan Zhu, VP of Hardware at Ambarella.
“The Clarity 3D Solver provided unparalleled speed and capacity with proven accuracy throughout our next-generation Kunlunxin AI chip project. We utilize Clarity 3D Solver for high-speed channel modeling and optimization. Now, with Cadence’s Optimality Explorer, we reduced the amount of time we spent on optimizing transmission line performance from hours to minutes. We were able to tune the physical parameters of a high-speed differential pair routing constraint much faster than previous methodologies. The time saved can be used to optimize other parts of our design so that all critical interfaces operate at peak performance,” said Canghai Gu, Chief Chip Architect of Kunlunxin at Baidu
“MediaTek is a leader in SerDes design and technology. The Cadence Optimality Explorer and Clarity 3D Solver allowed us to realize a 75% performance improvement for our recent 112G PAM4 SerDes project. The optimum return and insertion loss, and TDR waveforms, were determined quickly and efficiently due to Cadence’s breakthrough AI-driven optimization, accelerating the design team’s productivity and ultimately the success of the final product,” said Aaron Yang and Howard Yin, Design Directors at MediaTek.
“As an early adopter of the Cadence Optimality Intelligent System Explorer, we stressed its performance on a rigid-flex PCB with multiple via structures and transmission lines. The Optimality Explorer’s AI-driven optimization allowed us to uncover novel designs and methodologies that we would not have achieved otherwise. Optimality Explorer adds intelligence to the powerful Clarity 3D Solver, letting us meet our performance target with accelerated efficiency,” said Kyle Chen, Principal Hardware Engineer at Microsoft.
Suggested Items
Meet the Author Podcast: Martyn Gaudion Unpacks the Secrets of High-Speed PCB Design
07/10/2025 | I-Connect007In this special Meet the Author episode of the On the Line with… podcast, Nolan Johnson sits down with Martyn Gaudion, signal integrity expert, managing director of Polar Instruments, and three-time author in I-Connect007’s popular The Printed Circuit Designer’s Guide to... series.
Showing Some Constraint: Design007 Magazine July 2025
07/10/2025 | I-Connect007 Editorial TeamA robust design constraint strategy balances dozens of electrical and manufacturing trade-offs. This month, we focus on design constraints—the requirements, challenges, and best practices for setting up the right constraint strategy.
Elementary, Mr. Watson: Rein in Your Design Constraints
07/10/2025 | John Watson -- Column: Elementary, Mr. WatsonI remember the long hours spent at the light table, carefully laying down black tape to shape each trace, cutting and aligning pads with surgical precision on sheets of Mylar. I often went home with nicks on my fingers from the X-Acto knives and bits of tape all over me. It was as much an art form as it was an engineering task—tactile and methodical, requiring the patience of a sculptor. A lot has changed in PCB design over the years.
TTCI Joins Printed Circuit Engineering Association to Strengthen Design-to-Test Collaboration and Workforce Development
07/09/2025 | The Test Connection Inc.The Test Connection Inc. (TTCI), a leading provider of electronic test and manufacturing solutions, is proud to announce its membership in the Printed Circuit Engineering Association (PCEA), further expanding the company’s efforts to support cross-functional collaboration, industry standards, and technical education in the printed circuit design and manufacturing community.
Bell to Build X-Plane for Phase 2 of DARPA Speed and Runway Independent Technologies (SPRINT) X-Plane Program
07/09/2025 | Bell Textron Inc.Bell Textron Inc., a Textron Inc. company, has been down-selected for Phase 2 of Defense Advanced Research Projects Agency (DARPA) Speed and Runway Independent Technologies (SPRINT) X-Plane program with the objective to complete design, construction, ground testing and certification of an X-plane demonstrator.