-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueEngineering Economics
The real cost to manufacture a PCB encompasses everything that goes into making the product: the materials and other value-added supplies, machine and personnel costs, and most importantly, your quality. A hard look at real costs seems wholly appropriate.
Alternate Metallization Processes
Traditional electroless copper and electroless copper immersion gold have been primary PCB plating methods for decades. But alternative plating metals and processes have been introduced over the past few years as miniaturization and advanced packaging continue to develop.
Technology Roadmaps
In this issue of PCB007 Magazine, we discuss technology roadmaps and what they mean for our businesses, providing context to the all-important question: What is my company’s technology roadmap?
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Happy’s Design Tips for Material Conservation
August 25, 2022 | Happy Holden, I-Connect007Estimated reading time: 1 minute
Note: For this issue, Happy Holden provided a range of options for designers who are seeking to conserve materials in their next design. He also offered an example of the relative cost index, or RCI, that he developed at HP exclusively for PCB design. With this RCI, designers can figure out the relative cost of a new design compared to an eight-layer through-hole board.
- Consider making the board thinner; eliminate prepregs
- Design to HDI for smaller board or fewer layers (Figure 1 and Reference 1)
- Design inner layers with 1 to 2 mil smaller traces/spaces
- Swing vias for BGA breakout can reduce layer count
- Nesting and rotation on panels
- Using HDI “skip vias” to eliminate a build-up layer
Consider using new technologies:
- VeCS can reduce layer count (Figure 2 and Reference 2)
- Additive creates more routing per layer and smaller boards
- Switch HDI layers to RCF (RCC)
- Power mesh can yield fewer layers (Reference 3)
- Landless vias on the surface can mean higher routings (Figure 3 and Reference 4)
- Smaller panel peripheral border
- Different panel sizes for higher utilization
- Add-on 0.062" gold fingers as components
- Board replacement for X-outs and repanelization (Reference 5)
- Inkjet solder mask just on traces/pads
Figure 1: Replacement chart for through-hole to HDI with Relative Cost Index. Note: RCI = the relative cost compared to an eight-layer through-hole board (RCI=1.0). DEN = total wiring in inches per square inch (diagonals of equivalent density).
Figure 2: VeCS (Vertical Conductive Structures) is a licensed technology using low-footprint vertical controlled impedance interconnect with low-leakage ground shielding capable of matching interconnect impedance with SE and differential microstrip and striplines. VeCS also provides high-density differential routing solutions in =/< 1.0 mm BGA area. Unique “anti-pad” layers provide a higher cross-section area for power and heat dissipation.
Figure 3: A variety of examples of landless vias on the outer layers of a PCB.
References
- The HDI Handbook, by Happy Holden, et al, BR Publishing, Salem, Oregon, 2009.
- Happy’s TechTalk #1: Vertical Conductive Structures (VeCS), by Happy Holden, PCB007 Magazine, October 2021.
- “Innovative Use of Vias for Density Improvements,” by Happy Holden, The PCB Magazine, November 2016.
- “Against the Density Wall: Landless Vias Might be the Answer,” by Happy Holden, The PCB Magazine, June 2016.
- Happy’s TechTalk #6: Looking at the Process of Repanelization, by Happy Holden, PCB007 Magazine, March 2022.
This article originally appeared in the August issue of Design007 Magazine, here.
Suggested Items
Indium Technical Expert to Present at SiP Conference China
11/25/2024 | Indium CorporationIndium Corporation Senior Area Technical Manager for East China Leo Hu is scheduled to deliver a presentation on Low-Temperature Solder Material in Semiconductor Packaging Applications at SiP China Conference 2024 on November 27 in Suzhou, China.
Indium Corporation to Showcase Precision Gold Solder Solutions at MEDevice Silicon Valley 2024
11/18/2024 | Indium CorporationIndium Corporation® will feature its high-reliability AuLTRA® MediPro gold solder solutions at MEDevice Silicon Valley, taking place on November 20-21 in Silicon Valley, California. AuLTRA® MediPro is a family of high-performance, precision gold solder solutions for critical medical applications.
AIM to Highlight NC259FPA Ultrafine No Clean Solder Paste at SMTA Silicon Valley Expo & Tech Forum
11/14/2024 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry, is pleased to announce its participation in the upcoming SMTA Silicon Valley Expo & Tech Forum taking place on December 5 at the Fremont Marriott Silicon Valley in Fremont, California.
Data-driven Precision in PCBA Manufacturing
11/13/2024 | Julie Cliche-Dubois, CogiscanThe intricacies involved in electronics manufacturing require more than just expensive equipment and skilled technicians; they necessitate an accurate understanding of the entire production flow, informed and driven by access and visibility to reliable data.
Rehm Thermal Systems Mexico Wins the Mexico Technology Award 2024 in the Category Convection Soldering
11/13/2024 | Rehm Thermal SystemsRehm Thermal Systems Mexico has won the Mexico Technology Award in the category convection soldering with the patented mechatronic curtain for convection soldering systems.