-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueIt's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
Fueling the Workforce Pipeline
We take a hard look at fueling the workforce pipeline, specifically at the early introduction of manufacturing concepts and business to young people in this issue of PCB007 Magazine.
Inner Layer Precision & Yields
In this issue, we examine the critical nature of building precisions into your inner layers and assessing their pass/fail status as early as possible. Whether it’s using automation to cut down on handling issues, identifying defects earlier, or replacing an old line...
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Averatek to Present Paper on 'Thermal Stress Reliability of Novel Process' at IPC APEX EXPO 2023
January 23, 2023 | AveratekEstimated reading time: 1 minute

Averatek is pleased to announce that Director of Advanced Process Development Gus Karavakis will present “Thermal Stress Reliability of Stacked Microvias Fabricated with a Liquid Metal Ink Semi-Additive Process” at the IPC APEX Expo Technical Conference, January 24-26, 2023 in the San Diego Convention Center. The technical paper was co-authored by Mike Carano, IPC Technology Roadmap Committee Chair and member of the Board of Directors.
The drive to miniaturization makes the smaller footprint of stacked vias more desirable in terms of routing and design efficiency than staggered vias. However, there is evidence that stacked vias are prone to latent failures after exposure to thermal stress of conventional surface mount technology (SMT) reflow processes. This issue is broadly defined as a weak interface between the plated copper and the blind via target pad. When thermally stressed, the generally weak interface will fracture, especially during forced-convection assembly reflow.
While many studies of microvia interfacial fracture focused on conventional electroless copper as the plated through-hole (PTH) choice, no recent studies measured the reliability of stacked microvias with a semi-additive process (SAP) using a liquid metal ink as the catalytic layer.
This novel catalytic ink promotes a tightly adherent and ultrathin electroless copper deposit. The lower thickness enables much finer line spaces and trace widths than conventional subtractive-etch or modified semi-additive processes (mSAP). Liquid metal ink technology enables capability for 5micron lines and spaces; the tighter line width control will benefit the impedance control.
To measure reliability of the liquid metal ink process, test vehicles were constructed and subjected to Thermal Shock and Thermal Stress testing, according to protocols in IPC-TM-650 Test Method 2.6.27B. Complete results of this study will be covered in the presentation.
Test results indicate that the liquid metal ink process provides long-term reliability on two-stack blind vias, while offering distinct functionality advantages beyond conventional subtractive and mSAP processes.
Gus Karavakis has over 30 years of industry experience, with special expertise in advanced processes, additive technologies, IC Packaging and substrates, flex and rigid-flex PCB manufacturing and materials. He is the author/co-author of more than 80 patents, and holds a BE in Chemical Engineering from CCNY with an MS in Chemical Engineering from Columbia University.
Suggested Items
ICT Spring Seminar: Nickel Not Welcome Here
03/12/2025 | Pete Starkey, I-Connect007After a miserable, dull, and damp English winter, a really pleasant nearly spring day with the sun shining and daffodils in bloom greeted delegates to the Institute of Circuit Technology Spring Seminar at Puckrup Hall near Tewkesbury, March 5, in Gloucestershire, UK.
Multicircuits Expands Capabilities with State-of-the-Art Automated Copper Via Fill Process
03/10/2025 | MulticircuitsMike Thiel, president of Multicircuits, a leading provider of high-reliability printed circuit boards, has announced the addition of a state-of-the-art automated copper via fill process to their advanced manufacturing capabilities. This strategic investment enhances the company’s ability to deliver cutting-edge solutions for demanding industries, including aerospace, defense, medical, and high-speed telecommunications.
EIPC 2025 Winter Conference, Day 2: A Roadmap to Material Selection
02/20/2025 | Pete Starkey, I-Connect007The EIPC 2025 Winter Conference, Feb. 4-5, in Luxembourg City, featured keynotes and two days of conference proceedings. The keynote session and first-day conference proceedings are reported separately. Here is my review of the second day’s conference proceedings. Delegates dutifully assembled bright and early, well-rested and eager to participate in the second day’s proceedings of the EIPC Winter Conference in Luxembourg.
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.