Asserting the U.S. Advantage: Delivering Highest-Qualified, Cutting-Edge Tech to Troops Faster
July 18, 2023 | DARPAEstimated reading time: 2 minutes
Today, troops around the world can leverage troves of data at their fingertips, including at the tactical edge. That access marks an important step forward for warfighter technology, but to maximize decision-making at speed, these data volumes require granular, high-speed processing at their points of collection. High-performance computing relies heavily on internal microelectronics. Going forward, breakthrough performance will be driven by 3D heterogeneously integrated (3DHI) technologies that stack separately manufactured components, containing different semiconductors and materials, within a single package.
Critical applications will involve operating in extreme environments such as space, where components are subject to potentially destructive levels of radiation. With their multiple layers of vertically integrated circuits, complex interconnects, and diversity of materials, 3DHI components present new challenges for radiation testing and qualification.
The Advanced Sources for Single-event Effects Radiation Testing (ASSERT) program is focused on assuring that advanced U.S. microelectronics components can operate in harsh radiation environments with the highest-possible reliability. To facilitate the development of optimally radiation-hardened (rad-hard) components – and to rapidly deliver cutting-edge tech to the warfighter – ASSERT seeks to disrupt the status quo in rad-hard design and qualification by integrating radiation testing throughout the design and development lifecycle.
The space domain’s continued growth affects both U.S. national security and economic interests. ASSERT aims to accelerate the availability of radiation-qualified, state-of-the-art components 10 times faster when compared with current approaches.
“Today it takes on the order of five to 10 years to design, fully qualify, and deploy a rad-hard part. If you think about processors from 10 years ago, they are at least four orders of magnitude behind modern computing performance,” said Dr. David K. Abe, ASSERT program manager. “To speed the time to deployment, the goal is to make radiation testing an integral part of the design, fabrication, and development processes, instead of waiting until the end to do the final testing.”
By developing sources to achieve integration of testing at the factory and lab levels, ASSERT will enable teams to iteratively improve component design and resilience. This is especially significant given emerging technologies, evolving operational conditions, and the long lead times to access the few specialized facilities capable of the heavy-ion testing required to test electronics for high radiation environments.
“This isn’t just about testing; it’s about enabling the warfighter. In terms of the processing and reliability of space-based assets, the disparity is tremendous between what’s available and qualified today and where we need to be. With ASSERT, we’re working to close that gap,” Abe said. “We’ll be able to put advanced electronics into space and onto strategic platforms much faster than we can today – that’s the mission requirement.”
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.