- Events||| MENU
Three Things to Improve High-Speed PCB Signoff, Part 2September 27, 2023 | Brad Griffin, Cadence Design Systems
Estimated reading time: 1 minute
Another challenge for SerDes is losses within the channel design. At high speeds, dielectric material can be very lossy, making the appropriate selection of the right material, length, etc., critical for the channel. Many questions about stackup, trace widths, and height from the ground plane need to be defined up front. Simulating a signal with a topology explorer tool extracted from the design can be used to set up and run sweep parameters and push min/max length/spacing values into the Allegro schematic constraint manager (system capture). The preliminary constraints and schematics flow is illustrated in Figure 1. As the design progresses with final decisions on stackup and material selections, these constraints can be adjusted.
With the schematics phase finished and the layout phase in progress, the next challenge is compliance with specifications. Specs are dependent on the technology—PCI Express (PCIe), USB, etc.—and, because each one has its own requirements, this can be a complicated process. During this analysis, it is important to make sure the correct transmitter and receiver IBIS-AMI models are being used.
For the channel, Cadence tools can be used to accurately model the channels and address specifications. This is done by using the board file created by the layout designer, selecting several or all the lanes (depending on how much time is available), and running either a 2.5D or full 3D analysis on the entire channel.
Using the results of the channel extraction, a compliance analysis can be run based on the desired protocol. Most likely this will not be a one-time event, as often some obscure requirement not identified in the preliminary phase will surface, requiring additional iterations.
To read the rest of this article, which appeared in the September 2023 issue of Design007 Magazine, click here.
There are many ways, dozens to be sure, and most likely many more, to streamline a PCB design. My goal here is to pick a single-digit number of rules to abide by, that can be reasonably adhered to, and provide some bang for the buck. These rules are meant to reduce design scope creep, avoid PCB respins, and improve production yields.
Cogiscan, iTAC and DUALIS offer customized digital solutions from connectivity and material management to analytics and traceability. François Monette talks about factory solutions that can stand alone or be fully integrated.
For sellers, the whole process is relatively simple: They may say it’s not just about the money, but in truth, it is. Sellers also want a quick process, most of their money upfront, and a reasonable expectation that any deferred compensation will actually be paid. They’re usually concerned that the buyer will take good care of their employees, customers, suppliers, and other stakeholders, and that the seller’s responsibilities after closing, if any, be acceptable. But what do buyers expect? A lot.
I am, at heart, a die-hard “Star Trek” fan. When I was a kid, I was all about phasers, warp drive, and cool stuff like that. However, these days, I tend to put a higher value on production and storytelling. But like any fan (I’m avoiding “Trekkie” because, frankly, it’s kind of embarrassing), I have certain moments from the hundreds (if not thousands) of hours filmed for the various TV shows and movies that are among my favorites. One of those moments is in “Star Trek III, The Search for Spock,” when our heroes steal the Starship Enterprise from space dock.
WHMA’s Annual Global Leadership Summit Offers Technical Education Workshop on Strategic Practices for Success11/28/2023 | IPC
Neil Shah, senior technical director at alliantgroup, a tax and business consultancy, will present a technical education workshop,