Three Things to Improve High-Speed PCB Signoff, Part 2
September 27, 2023 | Brad Griffin, Cadence Design SystemsEstimated reading time: 1 minute
Another challenge for SerDes is losses within the channel design. At high speeds, dielectric material can be very lossy, making the appropriate selection of the right material, length, etc., critical for the channel. Many questions about stackup, trace widths, and height from the ground plane need to be defined up front. Simulating a signal with a topology explorer tool extracted from the design can be used to set up and run sweep parameters and push min/max length/spacing values into the Allegro schematic constraint manager (system capture). The preliminary constraints and schematics flow is illustrated in Figure 1. As the design progresses with final decisions on stackup and material selections, these constraints can be adjusted.
With the schematics phase finished and the layout phase in progress, the next challenge is compliance with specifications. Specs are dependent on the technology—PCI Express (PCIe), USB, etc.—and, because each one has its own requirements, this can be a complicated process. During this analysis, it is important to make sure the correct transmitter and receiver IBIS-AMI models are being used.
For the channel, Cadence tools can be used to accurately model the channels and address specifications. This is done by using the board file created by the layout designer, selecting several or all the lanes (depending on how much time is available), and running either a 2.5D or full 3D analysis on the entire channel.
Using the results of the channel extraction, a compliance analysis can be run based on the desired protocol. Most likely this will not be a one-time event, as often some obscure requirement not identified in the preliminary phase will surface, requiring additional iterations.
To read the rest of this article, which appeared in the September 2023 issue of Design007 Magazine, click here.
Suggested Items
Quantum Leaps: Winners of Airbus and BMW Group’s Quantum Computing Challenge Unveiled
12/12/2024 | BUSINESS WIREAirbus and BMW Group have pushed quantum computing forward another step to leverage its significant potential for future mobility solutions. At Q2B, the companies have unveiled the winners of the Quantum Computing Challenge, an international initiative to identify and mature quantum solutions for the most promising mobility applications.
Working on a Personal Level at Stellar Technical Products
12/11/2024 | Nolan Johnson, SMT007 MagazineMaking the world a better place isn’t just a snappy slogan to put on their marketing collateral for Southern California-based distributor Stellar Technical Products. CEO Mike Min is looking for partners that want to optimize their bottom line, increase their resilience, and create a more sustainable planet. It’s the mission statement for the company, and Mike is working diligently to take that message forward. In this interview he shares the qualities that make Stellar Technical unique.
Real Time with... electronica 2024: STARTEAM GLOBAL Meeting Challenges Head-on
12/11/2024 | Real Time with... electronicaSTARTEAM GLOBAL CEO Daniel Jacob and CTO Martin Schneider speak with Pete Starkey at electronica 2024 about their global presence in China, Thailand, and Europe, and how additive manufacturing and inkjet printing are keeping this PCB manufacturer at the forefront of technology. They’re excited about sustainability, the future, and competing on the world stage.
Fresh PCB Concepts: PCB Plating Process Overview
12/12/2024 | Team NCAB -- Column: Fresh PCB ConceptsIn this installment of Fresh PCB Concepts, Mike Marshall takes the helm stating: PCBs have been the platform for the interconnection of electronic components for decades. Because of process costs and other constraints, such as mechanical properties or size limitations of the alternatives, PCBs will remain the standard low-cost interconnection technology. Rapidly increasing performance and functionality requirements of wireless and high-speed devices have challenged the development and implementation of new manufacturing solutions.
Happy’s Tech Talk #35: Yields March to Design Rules
12/12/2024 | Happy Holden -- Column: Happy’s Tech TalkUltra high density interconnect (UHDI) has many forms, structures, and alternatives, so capturing all the variations and reducing them to design rules has required some departures from traditional IPC design standards. In this column, I’ll be discussing the IPC UHDI design guidelines and standards. The fundamental question is: “Do you need HDI or microvias?”