Intel Opens Fab 9 in New Mexico
January 25, 2024 | IntelEstimated reading time: 2 minutes
Intel celebrated the opening of Fab 9, its cutting-edge factory in Rio Rancho, New Mexico. The milestone is part of Intel's previously announced $3.5 billion investment to equip its New Mexico operations for the manufacturing of advanced semiconductor packaging technologies, including Intel’s breakthrough 3D packaging technology, Foveros, which offers flexible options for combining multiple chips that are optimized for power, performance and cost.
“Today, we celebrate the opening of Intel’s first high-volume semiconductor operations and the only U.S. factory producing the world’s most advanced packaging solutions at scale. This cutting-edge technology sets Intel apart and gives our customers real advantages in performance, form factor and flexibility in design applications, all within a resilient supply chain. Congratulations to the New Mexico team, the entire Intel family, our suppliers, and contractor partners who collaborate and relentlessly push the boundaries of packaging innovation,” said Keyvan Esfarjani, Intel executive vice president and chief global operations officer.
Intel’s global factory network is a competitive advantage that enables product optimization, improved economies of scale and supply chain resilience. The Fab 9 and Fab 11x facilities in Rio Rancho represent the first operational site for mass production of Intel’s 3D advanced packaging technology. It is also Intel's first co-located high-volume advanced packaging site, marking an end-to-end manufacturing process that creates a more efficient supply chain from demand to final product.
Fab 9 will help fuel the next era of Intel’s innovation in advanced packaging technologies. As the semiconductor industry moves into the heterogeneous era that uses multiple “chiplets” in a package, advanced packaging technologies, such as Foveros and EMIB (embedded multi-die interconnect bridge), offer a faster and more cost-efficient path toward achieving 1 trillion transistors on a chip and extending Moore’s Law beyond 2030.
Foveros, Intel’s 3D advanced packaging technology, is a first-of-its-kind solution that enables the building of processors with compute tiles stacked vertically, rather than side-by-side. It also allows Intel and foundry customers to mix and match compute tiles to optimize cost and power efficiency.
"This investment by Intel underscores New Mexico’s continued dedication to bring manufacturing back home to America," said Gov. Michelle Lujan Grisham. "Intel continues to play a key role in the state’s technology landscape and strengthen our workforce, supporting thousands of New Mexico families.”
The $3.5 billion investment in Rio Rancho has created hundreds of high-tech Intel jobs, more than 3,000 construction jobs and an additional 3,500 jobs across the state.
Suggested Items
$100M Investment Will Propel Absolics, Georgia Tech’s Advanced Packaging Research
12/30/2024 | Georgia TechAs part of the CHIPS National Advanced Packaging Manufacturing Program (NAPMP), three advanced packaging research projects will receive investments of up to $100 million each.
Biden-Harris Administration Announces CHIPS Incentives Award with Amkor Technology to Bring End-to-End Chip Production to the U.S.
12/25/2024 | U.S. Department of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce awarded Amkor Technology Arizona, Inc., a subsidiary of Amkor Technology, Inc., up to $407 million in direct funding under the CHIPS Incentives Program’s Funding Opportunity for Commercial Fabrication Facilities.
Effects of Advanced Packaging and Stackup Design
12/26/2024 | I-Connect007 Editorial TeamKris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup. Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
The Knowledge Base: The Era of Advanced Packaging
12/23/2024 | Mike Konrad -- Column: The Knowledge BaseThe semiconductor industry is at a pivotal juncture. As the traditional scaling predicted by Moore's Law encounters significant physical and economic barriers, transistor density can no longer double every two years without escalating costs and complications. As a result, the industry is shifting its focus from chip-level advancements to innovative packaging and substrate technologies. I Invited Dr. Nava Shpaisman, strategic collaboration manager at KLA, to provide some insight.
Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
12/17/2024 | ACCESSWIREToray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.