Trouble in Your Tank: Implementing Direct Metallization in Advanced Substrate Packaging
It’s Only Common Sense: Storytelling That Sells—Stop Pitching, Start Painting Pictures
The Right Approach: Get Ready for ISO 9001 Version 6
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
April 26, 2024 | iNEMIEstimated reading time: 1 minute
Advanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit. With a unified platform, chip designers creating hyperscale computing, consumer, 5G communications, mobile and automotive applications can achieve greater productivity versus a disjointed die-by-die implementation approach.
Cadence is one of the first to provide EDA solutions for advanced packaging and heterogeneous integration and is leading the industry in delivering them to market for better design with greater efficiency. This presentation will review advanced packaging technology trends and provide an overview of Cadence’s EDA platforms that enable seamless design from front-end to back-end for the new era of advanced semiconductor packaging.
About Sang-Hyun Lee, Ph.D.
Sr. Principal Product Engineer
Custom IC, Packaging and PCB Development Group
Cadence Design Systems / Seoul, Korea
Sang-Hyun Lee joined Cadence in 2023 and is working in development of Cadence EDA tools for advanced semiconductor packages. Prior to joining Cadence, he worked at Amkor Technology and Samsung Electronics in semiconductor package development. He had led multiple projects developing advanced packages such as 2.5D packages, wafer-level fan-out packages, MCM FCBGAs, CPO (Co-Packaged Optics) and SiPs.
Dr. Lee received his Ph.D. in Electrical Engineering from the University of Michigan (Ann Arbor, Michigan, USA). He has a master’s degree in material science from Korea Advanced Institute of Science and Technology (KAIST) (Daejon, Korea) and a bachelor’s degree in metallurgical engineering from Korea University (Seoul, Korea).
Registration
This webinar is open to industry; advance registration is required (see link below). If you have any questions or need additional information, please contact Masahiro Tsuriya.
Tuesday, May 21, 2024
10:00-11:00 a.m. JST (Japan)
9:00-10:00 p.m. EDT on Monday May 20 (US)
Share on:
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
Staying on Top of Signal Integrity Challenges
09/16/2025 | Andy Shaughnessy, Design007 MagazineOver the years, Kris Moyer has taught a variety of advanced PCB design classes, both online IPC courses and in-person classes at California State University-Sacramento, where he earned his degrees in electrical engineering. Much of his advanced curriculum focuses on signal integrity, so we asked Kris to discuss the trends he’s seeing in signal integrity today, the SI challenges facing PCB designers, and his go-to techniques for controlling or completely eliminating SI problems.
I-Connect007 Launches Advanced Electronics Packaging Digest
09/15/2025 | I-Connect007I-Connect007 is pleased to announce the launch of Advanced Electronics Packaging Digest (AEPD), a new monthly digital newsletter dedicated to one of the most critical and rapidly evolving areas of electronics manufacturing: advanced packaging at the interconnect level.
U.S. CHIPS Act Funding Detailed on SIA Website
09/12/2025 | Nolan Johnson, I-Connect007The U.S. CHIPS Act has moved well into the implementation stage in 2025. But where has that money gone? The Semiconductor Industry Association has been tracking these projects and provides details on its website. It was updated May. Among the five key programs being managed under CHIPS, two stand out as influencing advanced electronic packaging: the National Advanced Packaging Manufacturing Program (NAPMP), and the CHIPS Manufacturing USA Institute (MFG USA).
Advanced Packaging: Preparation is Now
09/15/2025 | Nolan Johnson, I-Connect007In this interview, Matt Kelly, CTO for the Global Electronics Association, and Devan Iyer, chief strategist of advanced packaging, define advanced electronics packaging and the critical nature of getting it right in the electronics manufacturing field. They share details from their white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges,” and provide insight into how next-generation packaging will change the design, fabrication, and assembly of printed circuit boards, including the implications for final system assembly.
Defense Speak Interpreted: If CHIPS Cuts Back, What Happens to Electronics Packaging Funds?
09/02/2025 | Dennis Fritz -- Column: Defense Speak InterpretedIn my May column, I examined the topic of the CHIPS Act and its current status as a U.S. government program. I found that CHIPS activities continue, but some corporations have delayed or canceled them because of budget cuts or corporation-specific problems. However, CHIPS integrated circuits—mostly administered by the Department of Commerce—don’t fully drive the electronics interconnection activity being funded by the government. Let’s cover the progress/status of other programs: