Flexible Thinking: Rules of Thumb—A Word to the Wise
Happy’s Tech Talk #29: Bend-to-Install Semi-flex FR-4
Connect the Dots: Five Best Practices for Designing Flex and Rigid-flex PCBs
Hidden Cost Drivers in PCB Design
September 5, 2024 | Cherie Litson, CID+, Litson1 ConsultingEstimated reading time: 1 minute
I recently taught a CID+ course, and if you’ve ever taken a CID or CID+ course, you know that we discuss cost adders quite a bit. When I asked the class of 15 design engineers their ideas on the biggest cost adders, the first and strongest response: the project manager.
Are you surprised by their answer? After over 40 years in the industry, I wasn’t. If you step back and look at the process of product development, you’ll see that many decisions that affect costs down the line really do take root with the project manager.
After reviewing my own experience and that of many other designers, I referenced my favorite source for defining cost adders: the IPC PCBA Checklist 17. Here you’ll find most of the cost adders that we all encounter to one degree or another. As you review the checklist and see who is responsible for many of the decisions, you’ll find it all starts with the project leader.
Everything you’ve read about the cost-saving process is controlled by the project leader’s actions; the project leader is like the chef in the kitchen.
The engineers and designers will then limit their decisions based on the requirements set by the project leader. They become the “sous chef” in the process. The engineers and designers then set the limits and specifications in their documentation affecting purchasing, fabrication, assembly, and test. They become the “station chef” or “line chef.” That’s why the CID and CID+ classes focus so much on the design engineer’s decisions. But no one really addresses or guides the project leaders for their role in the cost saving process.
To read this entire article, which appeared in the August 2024 issue of Design007 Magazine, click here.
Share on:
Suggested Items
The 500 Largest Cellular IoT Deployments Together Account for 632 Million Units
12/23/2024 | Berg InsightBerg Insight presents its yearly updated database covering the 500 largest cellular IoT deployments identified as part of the company’s world-class IoT market research activities since 2004.
SIA Praises Finalization of CHIPS Incentives to Supplement SK Hynix’s $3.87 Billion Investment in Indiana
12/20/2024 | SIAThe Semiconductor Industry Association (SIA) today released the following statement from SIA President and CEO John Neuffer commending finalization of CHIPS and Science Act manufacturing investments announced by the U.S. Department of Commerce and SK hynix. The incentives will supplement the company’s $3.87 billion investment in Indiana for advanced packaging operations and R&D.
SIA Commends Finalization of CHIPS Incentives for GlobalWafers
12/19/2024 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer commending finalization of CHIPS and Science Act manufacturing investments announced by the U.S. Department of Commerce and GlobalWafers. The incentives will support the development of semiconductor wafer production in Texas and Missouri.
Statistically Testing Inner Layer Yield Improvement Projects
12/18/2024 | Dr. Patrick Valentine, UyemuraCan we trust our measurement system to give us reliable data? Is it accurate, repeatable, and reproducible? Measurement is the foundation of quality. We measure for two primary reasons: to make decisions on product quality and to provide data that will inform continuous improvement projects. We can engage in continuous improvement projects if we are confident in our measurement systems.
PCB Fabricator Cistelaier Receives ESA Qualification
12/16/2024 | CistelaierThe capability and independence of its space industry are strategic for Europe, and the European Space Community needs a qualified, resilient supply chain with adequate production capacity. Specifically, it requires greater production capacity in PCB manufacturing. On this premise, in early 2020, Cistelaier began the process of obtaining an ESA qualification.