Flexible Thinking: The Key to a Successful Flex Circuit Design Transfer
Happy’s Tech Talk #29: Bend-to-Install Semi-flex FR-4
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... DFM Essentials, Introduction
October 16, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
Introduction
One of the biggest challenges facing printed circuit board designers is properly understanding the cost drivers in the PCB manufacturing process, particularly the manufacturing of advanced technology PCBs.
Design for Manufacturing (DFM) is defined as the practice of designing printed circuit boards that meet not only the capabilities of the customer’s assembly manufacturing process, but also the capabilities of the board fabrication process to provide the highest reliability at the lowest possible cost.
The guidelines offered in this book are based on both ASC recommendations and IPC standards and apply to standard to advanced technology PCBs. UHDI technology may require violating many of the guidelines included within. It is also understood that some of these guidelines may require adjustment based on the material set, fabricator processes, and other design constraints.
While not a substitute for early design engagement with the PCB fabricator, in this book the reader will learn about these cost drivers (from the PCB manufacturer’s perspective) and the design decisions that will impact product reliability and help companies “design for success.”
Visit the I-Connect007 library to continue reading The Printed Circuit Designer’s Guide to DFM Essentials.
Share on:
Suggested Items
Bridging the Gap Between PCB Designers and Fabricators
04/03/2025 | Stephen V. Chavez, Siemens EDAWith today’s advanced EDA tools, designing complex PCBs in the virtual world does not necessarily mean they can be built in the real world. This makes the relationship between a PCB designer and a fabricator pivotal to the success of a project. In keeping with solid design for manufacturing (DFM) practices, clear and frequent communication is needed to dial and lock in design constraints that meet expectations while addressing manufacturing concerns.
IPC APEX EXPO Newcomer: Faith DeSaulnier of TTM Technologies
04/03/2025 | I-Connect007 Editorial TeamDuring the Newcomer’s Welcome Reception at IPC APEX EXPO, the I-Connect Editorial Team spoke with several first-time attendees. The following is our interview with Faith DeSaulnier, a process engineer based at TTM Technologies’ facility in Forest Grove, Oregon.
Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
04/03/2025 | PRNewswireAnsys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud.
Real Time with... IPC APEX EXPO 2025: Insights into PCB Design and Manufacturing with Polar Instruments
04/03/2025 | Real Time with...IPC APEX EXPOErik Bateham discusses Polar's latest book, which enhances insights for PCB designers and manufacturers. The book, "The Designer's Guide to... More Secrets of High-Speed PCBs," features a guest chapter on 2D via design modeling. Erik highlights the industry's shift towards UHDI and the challenges in measuring at micron levels.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.