iNEMI HDI Socket Warpage Prediction and Characterization Webinar
November 15, 2024 | iNEMIEstimated reading time: 1 minute
High-density interconnect (HDI) sockets, primarily designed for CPUs and GPUs, are shifting toward larger form factors as the number of interconnect pins increases. With large sockets, dynamic warpage prediction and control during reflow onto the printed circuit board is a significant challenge. Simulation is critical in the product development process, helping designers make the right design choices before significant investment in tooling and industrialization. Socket warpage prediction is now facing a few challenges. The majority of simulation computation is consumed by flow analysis in the pin hole region. An ability to speed up computation is desired to shorten socket design cycle. At the same time, accuracy of the simulation needs to be retained at an acceptable level.
Phase 1 of the High Density Interconnect Socket Warpage Prediction and Characterization Project investigated the impact of socket design, fiber-filled material properties and molding process conditions on socket warpage. Results showed computational time could be reduced for the flow part of simulation with reasonable accuracy.
Phase 2 of the project continued the work of improving socket warpage simulation accuracy and further investigated the impact of molding materials and design on warpage for large sockets. The team found that standard composite model assumptions for socket warpage may under- or over-predict warpage. This was because the standard composite model adopted a polymer matrix assuming the material was homogeneous, but it did not consider the effect of fillers. Thus, the project team investigated a new Mori-Tanaka mechanics model as it has the capabilities to incorporate both the polymer matrix and the anisotropic effect of fillers.
This end-of-project webinar will report the results and lessons learned from Phase 2 of the High-Density Interconnect Socket Warpage Prediction and Characterization Project.
Registration
Two sessions are scheduled (with the same content) and are open to the public; advance registration is required. If you have any questions or need any additional information, please contact Haley Fu (haley.fu@inemi.org).
Session 1
Thursday, December 5, 2024
7:30-8:30 a.m. EST (US)
1:30-2:30 p.m. CET (Europe)
8:30-9:30 p.m. CST (China)
Register for Session 1
Session 2
Friday, December 6, 2024
8:00-9:00 a.m. CST (China)
7:00-8:00 p.m. EST (US) on December 5
Register for Session 2
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Akrometrix Announces Next Generation Thermal Warpage Measurement Tool the PS600T
09/05/2025 | Akrometrix LLCAkrometrix, LLC, the leading provider of Thermal Warpage and Strain Metrology Equipment for semiconductor and electronics industries, recently announced the next generation in thermal warpage metrology with its PS600T system.
Akrometrix LLC Reports a Record Year of Revenue for 2024
03/04/2025 | Akrometrix LLCAkrometrix, the global leader in Thermal Warpage Metrology, announces financial results for the full year 2024.
Akrometrix Announces 30 Year Anniversary as Industry Leader in Thermal Warpage Metrology
02/25/2025 | Akrometrix LLCAkrometrix is celebrating their 30 year anniversary as an industry leader in thermal warpage metrology. Professor Ifeanyi Charles Ume founded Akrometrix out of Georgia Tech 30 years ago to address issues in PCB flatness using the shadow moiré warpage measurement technique.
Book Excerpt: The Printed Circuit Assembler’s Guide to... Low-Temperature Soldering, Vol. 2, Chapter 5
12/23/2024 | I-Connect007 Editorial TeamChapter 5 introduces the advantages of using low-temperature soldering for through-hole components, including cost efficiency, reliability improvement, and reduced warpage. Also covered: the evaluation of different fluxes and the performance of HRL3 in wave soldering and selective soldering processes.
DELO Introduces UV-approach for Fan-out Wafer-level Packaging
10/25/2024 | DELODELO has developed a new approach for fan-out wafer-level packaging (FOWLP). Its feasibility study shows: With the use of UV-curable molding materials instead of heat curing ones, warpage and die shift can be reduced significantly. Additionally, this leads to improvements in curing time and minimizes the energy consumption.