CIL Brings Advanced Semiconductor Solder Bumping to the UK
March 3, 2026 | CILEstimated reading time: 2 minutes
Following further investment in advanced packaging capability at its BP2 OSAT facility, CIL has brought on-line the UK’s first PacTech SB² – Jet solder ball laser reflow system. The SB² – Jet system is a three laser fully automatic balling system capable of attaching ball sizes ranging from 60um to 760um and up to 300mm wafer sizes. This will enable CIL to provide OSAT services for wafer, interposer, Flip Chip, WLCSP, CSP, PCB bumping through to BGA balling and re-balling.
As well as ball sizes from 60um to 760um, CIL will be offering advanced packaging ball attach using a selection of varying solder alloys for different market applications, these include
SAC305 - Standard RoHS alloy for most applications
SAC405 - Standard RoHS alloy for some applications
SACQ - Offers superior fatigue resistance and improved board-level reliability over SAC405 or SAC305
Tin / Lead - Defence, Mil Aero, Aerospace & Space requirement
Bismuth - Medical & Biomedical devices
CIL’s WLCSP / Flip Chip packaging services will be engaged in wide-range of industry applications, including defence, aerospace, automotive, premium motorsport, commercial, communication, industrial power, 5G and RF and many more. They are suitable for numerous assembly and packaging applications, such as:
- Flip Chip Package on Package (FC PoP)
- 3D Integrated Circuit (IC)
- 5D Interposer
- Flip Chip
- Embedded Integrated Circuit (IC)
- Fan-Out Wafer Level Packaging (FO WLP)
- Wafer Level Chip Scale Packaging (WLCSP)
- Chip Scale Packaging (CSP)
- Ball Grid Array (BGA)
- Ball Grid Array re-balling
- Printed Circuit Board (PCB) balling
The main process CIL is enabling in the UK is the manufacture of Flip Chip and WLCSP devices. These two devices are sometime confused, and they are defined as such
- Flip Chip - refers to bumps on semiconductor wafers which are in the range of 50 to 200 µm in height and are usually assembled using and underfill material between the die and the substrate
- WLCSP - refers to bumps that are in the range of 200 to 500 µm in height and are usually assembled without an underfill material
The SB² – Jet is the flagship platform of PacTech’s leading edge solder jetting technology with the high precision gantry is the most advanced system for automated high-speed sequential solder ball attach and laser reflow. With accurate, precise and reliable performance proven in mass volume production environment, the large working area of this model is highly flexible for a variety of different microelectronic substrates and applications. CIL’s comprehensive version of the SB² – Jet is complete with a vision and pattern-recognition system, an after-bump 2D inspection and an additional repair unit, wafer handling solution customizable to support customer-specific products and carriers such as conveyor, robot or reel-to-reel system, this machine is ready for in-line production integration.
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
SEMI Europe Recognizes Tyndall and imec for Their Contributions to the Semiconductor Industry
03/13/2026 | SEMISEMI Europe announced the winners of the SEMI European Award 2025 and Special Service Award at the SEMI Industry Strategy Symposium Europe (ISS Europe) 2026 in Sopot, Poland.
BTU International Names SMarTsol America as Representative for Texas Territory
03/13/2026 | BTU International, Inc.BTU International, Inc., a leading supplier of advanced thermal processing equipment for the electronics manufacturing market, announced that SMarTsol America will represent the company in Texas, effective January 15, 2026.
Webinar Review, Part 1: A Packaging Revolution Powering the Next Era of AI Compute
03/15/2026 | Marcy LaRont, I-Connect007The rapid rise of artificial intelligence has fundamentally reshaped the demands placed on semiconductor technology, and nowhere is it more evident than in advanced electronic packaging. A recent episode of the Global Electronics Association’s Executive Pulse webinar series, featuring Dr. Hemanth Dhavaleswarapu of AMD as the first of two esteemed presenters, provided a comprehensive overview of chip-level packaging. He outlined the evolution of AI workloads in forcing a rethinking of everything from chip architecture to data center design, with packaging now playing a central role in enabling continued performance scaling.
IC Substrates vs. UHDI: The Future of Interconnect
03/15/2026 | Marcy LaRont, I-Connect007Advanced packaging is driving feature sizes below 50 microns, forcing IC substrates and UHDI PCBs into overlapping territory. Following his presentation at the Pan-European Design Conference (PEDC) in January, Jan Pedersen, director of technology at NCAB Group, spoke with us about how heterogeneous integration, evolving HDI roadmaps, and supply chain pressures are shaping the next phase of advanced packaging.
Ventec Showcases Glass Free Revolution and Launches Chiplam Portfolio at APEX EXPO 2026.
03/11/2026 | Ventec International GroupVentec International Group invites attendees of APEX EXPO 2026 to Booth 4642 to experience its Glass Free Revolution and the official launch of chiplam, a new high-performance materials portfolio for advanced semiconductor packaging and test applications.