-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueVoices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Characterization of PCB Material & Manufacturing Technology for High-Frequency
September 2, 2015 | E. Schlaffer, AT&S; and O. Huber, T. Faseth, and H. Arthaber, University of Technology, ViennaEstimated reading time: 15 minutes
Materials and Evaluation Board
In order to investigate the relationship between losses and structuring processes, various PCBs have been designed and manufactured using distinct dielectric materials. Material type A is a very low dielectric constant (Dk) material based on PTFE with ingredients of fused silica, continuous filament, and titanium dioxide (i.e., ceramic filler). According to the manufacturer’s datasheet, the dielectric constant of this material is 3.00 with an LT of 0.001 at 10 GHz. Material type B is a low Dk material with 2 x 2116 glass type and 54% nominal resin content on either side of the fiber. The compound has a Dk of 3.61 and an LT of 0.004 at 10 GHz, according to the datasheet. The basic stack-up for both materials consists of the described RF-substrates with a top and bottom copper layer (Figure 3). To avoid difficulties during the measurements on a waver prober, due to the small overall thickness of less than 200 µm, an additional carrier is attached on the bottom side to minimize the risk of waviness of the evaluation board. The thickness of the conductive layer varies within 28-37 µm and 22-25 µm for panel plating and pattern plating process respectively. Thickness of the dielectric layer ranges within 125–130 µm. The outermost surface, the signal layer, is covered with immersion nickel/gold. The thickness of nickel and gold is 6 µm ±1 µm and 0.5 µm ± 0.1 µm, respectively.
Figure 3: Stack-up.
Design Description
The losses should be continuously evaluated up to a maximum frequency of 110 GHz, therefore, line elements with different lengths are designed and manufactured for the transmission modes of interest. For best measurement accuracy all lines have been designed for a 50 Ω wave impedance. All measurements have been carried out using a wafer prober, which requires appropriate launching pads for contacting the probe-tips to PCBs. Furthermore, the waver prober limits the maximum probe separation and consequently allows the longest straight line to be around 25 mm.
The first mode to be investigated is MS (Figure 4a). MS lines feature a quasi-TEM propagation mode with a significant amount of the fields in air, depending on the line width to substrate height dimensions. The trace width for an MS transmission mode WMS is determined to be 285 µm and 260 µm, for material type A and B, respectively. The second mode is CBCPW (Figure 4b), a quasi-TEM propagation mode also, whereby in this case most of the field is concentrated in the substrate. The involved field pattern of CBCPW strongly depends on the manufactured dimensions, as for thick substrates the fields tend to propagate in the gap and for thin substrates, as in this case, in the substrate itself. The trace width for CBCPW, WCBCPW, is determined to be 280 µm and 250 µm, and the gap GCBCPW to be 250 µm and 250 µm for material type A and B, respectively. For CBCPW the connection of the top to the bottom ground plane is also important to keep in mind, as via placement and via spacing can degrade the measurements drastically.[1] The last mode is a TE10 in an SIW (Figure 4c) where the entire field is in the substrate. For this design the width of the SIW, WSIW, defines the cutoff frequency fcutoff, and thus the frequency range of operation. WSIW is set for both materials to be 1700 µm as there is expected just a slight shift of fcutoff, however, with the benefit of keeping the manufacturing dimensions entirely equal. Although all samples are manufactured on low loss materials, there should be an apparent impact on the losses if a significant amount of the field is in air as the LT of air is close to 0. Figure 4d provides an overview how the top copper layer of the evaluation boards looks like exemplary for the SIW lines.
Figure 4: MS, CBCPW, and SIW designs with dimensions.
Measurement Equipment
All measurements have been conducted using an R&S ZVA67 vector network analyzer (VNA) that is enhanced by two external R&S ZVA110E W-band converters which allows continuous measurements up to 110 GHz (Figure 5). The available wafer prober is a Cascade PA300 semi-automatic probe system and Cascade ACP-A-GSG tungsten probes with a pitch of 100 µm have been used. Furthermore, a W-band calibration substrate is used to relocate the reference plane for all S-parameter measurements to the probe tip.
Figure 5: Measurement equipment.
Analysis and Measurement Results: Fabrication Process
The evaluation boards have been manufactured using two different PCB fabrication processes, pattern platting and panel plating. The two main differences of these fabrication processes are firstly the manufacturing tolerances of trace widths and gaps, and secondly the shape of the traces itself. According to the micro-section analysis carried out on evaluation boards manufactured with the nominal dimensions of Figure 4, traces of the panel plating samples have a trace width of 241 µm on top and 269 µm on the bottom side for material type B, which is a width difference of 13%, with a total copper thickness of 30 µm ± 5 µm. The shape of the trace looks similar to a trapezoid. The results of the pattern plating process are 249 µm on top and 259 µm on the bottom side, which is a difference of only 3% in width at a copper thickness of 30 µm ± 3µm.
Page 2 of 5
Suggested Items
RF PCB Design Tips and Tricks
05/08/2025 | Cherie Litson, EPTAC MIT CID/CID+There are many great books, videos, and information online about designing PCBs for RF circuits. A few of my favorite RF sources are Hans Rosenberg, Stephen Chavez, and Rick Hartley, but there are many more. These PCB design engineers have a very good perspective on what it takes to take an RF design from schematic concept to PCB layout.
Elephantech: For a Greener Tomorrow
04/16/2025 | Marcy LaRont, PCB007 MagazineNobuhiko Okamoto is the global sales and marketing manager for Elephantech Inc., a Japanese startup with a vision to make electronics more sustainable. The company is developing a metal inkjet technology that can print directly on the substrate and then give it a copper thickness by plating. In this interview, he discusses this novel technology's environmental advantages, as well as its potential benefits for the PCB manufacturing and semiconductor packaging segments.
Trouble in Your Tank: Organic Addition Agents in Electrolytic Copper Plating
04/15/2025 | Michael Carano -- Column: Trouble in Your TankThere are numerous factors at play in the science of electroplating or, as most often called, electrolytic plating. One critical element is the use of organic addition agents and their role in copper plating. The function and use of these chemical compounds will be explored in more detail.
IDTechEx Highlights Recyclable Materials for PCBs
04/10/2025 | IDTechExConventional printed circuit board (PCB) manufacturing is wasteful, harmful to the environment and energy intensive. This can be mitigated by the implementation of new recyclable materials and technologies, which have the potential to revolutionize electronics manufacturing.
Connect the Dots: Stop Killing Your Yield—The Hidden Cost of Design Oversights
04/03/2025 | Matt Stevenson -- Column: Connect the DotsI’ve been in this industry long enough to recognize red flags in PCB designs. When designers send over PCBs that look great on the computer screen but have hidden flaws, it can lead to manufacturing problems. I have seen this happen too often: manufacturing delays, yield losses, and designers asking, “Why didn’t anyone tell me sooner?” Here’s the thing: Minor design improvements can greatly impact manufacturing yield, and design oversights can lead to expensive bottlenecks. Here’s how to find the hidden flaws in a design and avoid disaster.