-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Hole Truth: Via Integrity in an HDI World
From the drilled hole to registration across multiple sequential lamination cycles, to the quality of your copper plating, via reliability in an HDI world is becoming an ever-greater challenge. This month we look at “The Hole Truth,” from creating the “perfect” via to how you can assure via quality and reliability, the first time, every time.
In Pursuit of Perfection: Defect Reduction
For bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In this issue, we examine how imaging, etching, and plating processes can provide information and insight into reducing defects and increasing yields.
Voices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
- Articles
- Columns
- Links
- Media kit
||| MENU - pcb007 Magazine
Top Gear: PADS Professional Road Test
October 12, 2015 | Barry Olney, In-Circuit DesignEstimated reading time: 3 minutes

We hear all the hype about new EDA tools, but how do they actually perform on your design? This month, I road-test Mentor Graphics’ new PADS Professional and put it through a rigorous performance evaluation. Let’s see how the Xpedition technology actually performs when integrated into the PADS tool suite.
Opening the hood, we see an impressive line-up of features including signal and power integrity, thermal analysis and DRC support for traces violating split planes, reference plane changes and shielding. All the essentials for today’s complex high-speed designs! Plus, I am looking forward to trying the dynamic plane generation feature—regenerating copper pours is always a pain to perform, in any software. And of course, PADS Professional includes all the standard features one would expect in a high-end tool.
Based on Xpedition technology, PADS Professional is a major improvement over the previous PADS suite of tools. I was first impressed by this technology in 1994, when I attended the VeriBest PCB training and the sales kick-off in Boulder, Colorado. During the sessions, a few of the Intergraph Electronics sales guys were taken out back, into R&D, and were shown the latest routing technology—eyes lit up with dollar signs as the VeriBest (now Xpedition) router was put through its paces.
Meanwhile back in Australia, where I was responsible for Intergraph Electronics sales and support, customers were also suitably impressed. My first sale was six seats of VeriBest PCB with 20 seats of Design Capture to Fujitsu Australia, who had previously used Cadence. Both Cadence and Mentor presented their flagship products (Allegro and Board Station, respectively), but the VeriBest router was so impressive that the competition did not rate mentioning. Ron Oates, CAD manager of Fujitsu Australia at that time, stated in a press release, “VeriBest is light years ahead of the competitors.” And it is still arguably the best routing technology available today. Mentor went on to acquire VeriBest in 1999, as the lack of routing technology formed a fairly large hole in their PCB offerings. Needless to say, Mentor’s stock rose 9% after the acquisition was announced.
I won’t bore you with a full list of functionality or standard EDA tool features, but rather I will take you through, in detail, what I see as the outstanding features of PADS Professional.
PADS Professional utilizes xDX Designer as the front-end design entry tool. This schematic capture package was originally a ViewLogic Systems tools called ViewDraw, which became the unified front-end tool for all Mentor PCB products some years ago following an acquisition. Originally developed for creating hardware description language (HDL) function blocks for digital and mixed-signal systems, such as FPGAs and ASICs, it has a multitude of interfaces and is adaptable to many environments. In the PADS environment, it interfaces to the PCB (of course) but also allows FPGA I/O optimization, the integration of library tools, DxDatabook, and downstream digital and analog (EZWave) simulation tools.
But as far as I am concerned, the ability to launch HyperLynx LineSim at the schematic level is its best attribute. After selecting a net, the LineSim link loads the data from xDX Designer and exports it to HyperLynx to create a pre-layout free-form schematic view of the nets topology as in Figure 2. You can then simulate a sample of nets for, say, data, address, clocks and strobes to define the layout design rules. These rules are embedded in the schematic via the constraints manager, and they will then flow through to the layout database with forward annotation. Constraints are maintained through a common database that is consistent and in an easy-to-use spreadsheet interface. There is no need to learn an obscure program language to create complex constraints as in other tools.
To read this entire article, which appeared in the September 2015 issue of The PCB Design Magazine, click here.
Suggested Items
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Trump Copper Tariffs Spark Concern
07/10/2025 | I-Connect007 Editorial TeamPresident Donald Trump stated on July 8 that he plans to impose a 50% tariff on copper imports, sparking concern in a global industry whose output is critical to electric vehicles, military hardware, semiconductors, and a wide range of consumer goods. According to Yahoo Finance, copper futures climbed over 2% following tariff confirmation.
Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
07/09/2025 | Happy Holden -- Column: Happy’s Tech TalkWhen we consider via reliability, the major contributing factors are typically processing deviations. These can be subtle and not always visible. One particularly insightful column was by Mike Carano, “Causes of Plating Voids, Pre-electroless Copper,” where he outlined some of the possible causes of hole defects for both plated through-hole (PTH) and blind vias.