Replacement for Silicon Devices Looms Big with ORNL Discovery
March 18, 2016 | ORNLEstimated reading time: 1 minute

Two-dimensional electronic devices could inch closer to their ultimate promise of low power, high efficiency and mechanical flexibility with a processing technique developed at the Department of Energy's Oak Ridge National Laboratory.
A team led by Olga Ovchinnikova of ORNL's Center for Nanophase Materials Sciences Division used a helium ion microscope, an atomic-scale "sandblaster," on a layered ferroelectric surface of a bulk copper indium thiophosphate. The result, detailed in the journal ACS Applied Materials and Interfaces, is a surprising discovery of a material with tailored properties potentially useful for phones, photovoltaics, flexible electronics and screens.
"Our method opens pathways to direct-write and edit circuitry on 2-D material without the complicated current state-of-the-art multi-step lithographic processes," Ovchinnikova said.
She and colleague Alex Belianinov noted that while the helium ion microscope is typically used to cut and shape matter, they demonstrated that it can also be used to control ferroelectric domain distribution, enhance conductivity and grow nanostructures. Their work could establish a path to replace silicon as the choice for semiconductors in some applications.
"Everyone is looking for the next material - the thing that will replace silicon for transistors," said Belianinov, the lead author. "2-D devices stand out as having low power consumption and being easier and less expensive to fabricate without requiring harsh chemicals that are potentially harmful to the environment."
Reducing power consumption by using 2-D-based devices could be as significant as improving battery performance. "Imagine having a phone that you don't have to recharge but once a month," Ovchinnikova said.
Suggested Items
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Trump Copper Tariffs Spark Concern
07/10/2025 | I-Connect007 Editorial TeamPresident Donald Trump stated on July 8 that he plans to impose a 50% tariff on copper imports, sparking concern in a global industry whose output is critical to electric vehicles, military hardware, semiconductors, and a wide range of consumer goods. According to Yahoo Finance, copper futures climbed over 2% following tariff confirmation.
Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
07/09/2025 | Happy Holden -- Column: Happy’s Tech TalkWhen we consider via reliability, the major contributing factors are typically processing deviations. These can be subtle and not always visible. One particularly insightful column was by Mike Carano, “Causes of Plating Voids, Pre-electroless Copper,” where he outlined some of the possible causes of hole defects for both plated through-hole (PTH) and blind vias.