Physicists Develop a Cooling System for the Processors of the Future
April 20, 2016 | ACSEstimated reading time: 3 minutes
Dmitry Fedyanin and Andrey Vyshnevyy, researchers at MIPT’s Laboratory of Nanooptics and Plasmonics, have found a solution to this problem. They have demonstrated that using high-performance thermal interfaces, i.e. layers of thermally conductive materials placed between the chip and the cooling system to ensure efficient heat removal from the chip, (thermal grease is a popular type of thermal interface, although it is not very efficient) high-performance optoelectronic chips can be cooled using conventional cooling systems.
Based on the results of numerical simulations, Fedyanin and Vyshnevyy concluded that if an optoelectronic chip with active plasmonic waveguides is placed in air, its temperature will increase by several hundred degrees Celsius, which will cause the device to malfunction. Multi-layered thermal interfaces of nano- and micrometer thickness combined with simple cooling systems can reduce the temperature of the chip from several hundred degrees to approximately ten degrees with respect to the ambient temperature. This opens the prospects for the implementation of high-performance optoelectronic microprocessors in a wide range of applications, ranging from supercomputers to compact electronic devices.
Page 2 of 2Suggested Items
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.
Trump Copper Tariffs Spark Concern
07/10/2025 | I-Connect007 Editorial TeamPresident Donald Trump stated on July 8 that he plans to impose a 50% tariff on copper imports, sparking concern in a global industry whose output is critical to electric vehicles, military hardware, semiconductors, and a wide range of consumer goods. According to Yahoo Finance, copper futures climbed over 2% following tariff confirmation.
Happy’s Tech Talk #40: Factors in PTH Reliability—Hole Voids
07/09/2025 | Happy Holden -- Column: Happy’s Tech TalkWhen we consider via reliability, the major contributing factors are typically processing deviations. These can be subtle and not always visible. One particularly insightful column was by Mike Carano, “Causes of Plating Voids, Pre-electroless Copper,” where he outlined some of the possible causes of hole defects for both plated through-hole (PTH) and blind vias.