-
-
News
News Highlights
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueVoices of the Industry
We take the pulse of the PCB industry by sharing insights from leading fabricators and suppliers in this month's issue. We've gathered their thoughts on the new U.S. administration, spending, the war in Ukraine, and their most pressing needs. It’s an eye-opening and enlightening look behind the curtain.
The Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
PCB Reliability: Via Design
July 12, 2019 | Greg Ziraldo, Advanced AssemblyEstimated reading time: 3 minutes
When considering the long-term reliability of a PCB, you must take into account any vias on your board. While an invaluable and essential part of board design, vias introduce weaknesses and affect solderability. This article will discuss vias, the potential concerns that are introduced into your board through their implementation, and how to minimize those concerns to acceptable levels.
The first rule for via design is simple—bigger is better. Larger vias have greater mechanical strength as well as greater electrical and thermal conductivity. While space is always a consideration when it comes to PCB design, vias should have a minimum drill width of 20 mils with an annular ring of 7 mils and a minimum aspect ratio of 6:1. For many boards, this may be an unachievable goal; however, the basic premise of “bigger is better” stands true.
When a PCB is exposed to thermal changes in its processing or end working environment, the varying coefficient of thermal expansion (CTE) between the laminate and the copper can cause issues. PCBs are constrained through structural latticework to limit horizontal expansion but can expand and contract significantly in the vertical direction. As copper expands and contracts at slightly less than one-fourth of the rate of FR-4 laminate, vias are being pulled apart every time the board is heated. If the board is too thick and the copper in the via too thin, then the board will expand too much, and the copper will break, tearing the via apart. In the previous example, to get the appropriate aspect ratio with a drill width of 20 mils, this would result in a total pad diameter of 34 mils and allow a max board thickness of 120 mils.
Via size is important, but location is paramount. If a via is located close to a solder pad, a myriad of problems may arise, the foremost being the issue of solder wicking. As the via heats up, it pulls solder from the solder pad, through the via, and onto the other side of the board, leaving the pad either solder-deficient or completely solder-free. The larger the via, the more solder will likely wick away, making it less likely that you will have a solid mechanical and electrical joint. Fortunately, this concern can be fixed by any of three no-cost methods.
Providing a solder mask between the lead and the via creates a barrier to the movement of the solder. This is a simple yet effective method, though it does have its drawbacks. Due to the minimum width required for solder mask, this may require the via to be moved even farther from the lead. The distances required may seem minimal (in the 2–5-mil range). When space is at a premium or the board is carrying high-frequency signals, this may have a profound effect on your design. However, when these aren’t issues, this is a great way to avoid solder wicking concerns.
If there is no space to move the via and you need to minimize the via size, it is possible to use an encroached or tented via. By masking the via pad, you save space and also make it possible to silkscreen over the via. However, this makes it impossible to use the via as a test point as the copper will no longer be accessible. At this point, you need to decide whether an encroached or tented via is best. A tented via is completely sealed and will create a better surface for silkscreening as well as a better barrier against contamination. This barrier works both ways, though.
To read the full article, which appeared in the July 2019 issue of Design007 Magazine, click here.
Suggested Items
KOKI Expands U.S. Sales Coverage with Multiple New Representatives
04/29/2025 | KOKIKOKI, a global leader in advanced soldering materials and process optimization services, is pleased to announce the expansion of its U.S. sales network with the addition of three new manufacturers’ representative firms: Assembled Product Specialists, Diversitech Reps Inc., and Eagle Electronics.
INEMI Call-for-Participation Webinar: BiSn-Based Low-Temperature Soldering Process and Reliability Project Phase 3b
04/28/2025 | iNEMIIn 2015, INEMI initiated the BiSn-Based Low-Temperature Soldering Process and Reliability Project to assess the feasibility of using low-temperature solders (LTS) in the SnBi system to address various technological, economic and ecological drivers for assembly of consumer computer electronic board products.
KYZEN to Feature Stencil Cleaning and Aqueous Cleaners at SMTA Capital Expo and Tech Form
04/28/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Capital Expo and Tech Forum, scheduled to take place Thursday, May 8 at George Mason University – Mason Square in Arlington, VA.
KYZEN Focuses on Aqueous Cleaning and Stencil Cleaning at SMTA Wisconsin
04/24/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Wisconsin Expo and Tech Forum, scheduled to take place Tuesday, May 6 at the Crowne Plaza Milwaukee Airport. KYZEN will be on-site to provide attendees with information about aqueous cleaning chemistry AQUANOX A4618 and stencil cleaner KYZEN E5631J.
SMTA Bridging the Skills Gap in Arizona
04/24/2025 | Marcy LaRont, I-Connect007One area where SMTA really excels is through its local chapters. On April 16, 2025, I-Connect007's Marcy LaRont attended the Workforce Breakfast during the SMTA Arizona Expo & Tech Forum in Mesa, which featured more than 50 electronics professionals from the local area, including defense OEMs, and others who were attending for the first time. Blackfox and Hyrel Technologies sponsored the event. The keynote presentation featured Sean Denny, a professor at Estrella Mountain Community College, who emphasized a clear need for skilled hand soldering technicians.