Compound Photonics Backplane Enables World’s Smallest MicroLED AR Displays
May 5, 2020 | Business WireEstimated reading time: 2 minutes
Compound Photonics US Corporation (CP), a global leader providing compact high-resolution microdisplay solutions for Augmented and Mixed Reality (AR/MR), announces today the wide availability of its high-performance digital backplane to leading microLED developers worldwide for integration into complete microdisplay subsystems.
CP re-engineered its market-ready LCoS backplane technology into an innovative constant current drive configuration for microLED pixels based on its industry-leading 0.26” diagonal (~3 ?m pixel) 1080p display format. microLED developers can accelerate their time to market by bonding their devices to a backplane driven by CP’s field-proven NOVA display drive architecture to enable complete display subsystems meeting critical AR requirements for compactness, optical performance and brightness with high frame rate, low latency and low power consumption.
“Our custom, constant current pixel circuit design provides greater tolerance to forward voltage variation and IR drops in the microLED array resulting in a previously unattainable level of uniformity. It additionally features globally on-the-fly programmable pixel current control that greatly increases the system bandwidth, enabling higher frame rates while maintaining full bit depth,” commented Ian Kyles, CP Vice President of Electrical/Software Engineering. “The backplane also has additional steering pixels beyond its native 2048x1080 resolution to enhance alignment/integration of the display within the optical system.”
MicroLED developers using this backplane can access CP’s monolithic integrated display module (IDM) (7.25 x 15.5 x 3.1 mm) with a low pin count interconnect and a direct MIPI input packaged into a compact subsystem amenable to smaller optical engine size. The IDM integrates CP’s proprietary NOVA drive architecture’s software defined platform to enable customizable frame-by-frame control of video frame rates (up to 240 Hz), bit depth, and other parameters to optimize for low latency, short persistence and low power while maintaining near 100% duty cycle according to type of image content and use case.
Andrew Shih, CP’s Marketing and Business Development Manager continued, “Process integration compatibility is also important, as bonding of the microLED array to the backplane requires a highly planar interface. CP’s backplane wafers feature excellent planarity, a direct benefit from extensive process tuning work to meet earlier LCoS requirements. By partnering with CP, whose backplane technology facilitates both wafer level process integration and a direct path to a complete NOVA-based microdisplay subsystem solution, microLED developers can focus on their core competencies in compound semiconductor photonic device engineering and process development while reducing development time and cost.”
A provisional backplane reference specification is presently available for customer review and CP is currently accepting engagements with leading microLED developers.
Suggested Items
Optimizing mSAP to Produce Flex for Biofluid Sensor Probes
10/17/2024 | Dean Neuburger, Sheldahl Flexible TechnologiesImprovements in flexible printed circuitry technology offer solutions that enable advancement in other technologies, enabling new circuit design and capability possibilities for customers’ applications. This article will overview advancements developed and implemented to produce a flexible circuit that meets new and challenging requirements for a customer’s medical application. This discussion will highlight development ideas more than details about the final processing scheme.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... DFM Essentials, Introduction
10/16/2024 | I-Connect007 Editorial TeamDesign for Manufacturing (DFM) is defined as the practice of designing printed circuit boards that meet not only the capabilities of the customer’s assembly manufacturing process, but also the capabilities of the board fabrication process to provide the highest reliability at the lowest possible cost.
Connect the Dots: Designing for Reality—Pattern Plating
10/16/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we painted the picture of the outer layer imaging process. Now we are ready for pattern plating, where fabrication can get tricky. The board is now ready to receive the copper traces, pads, and other elements specified in the original CAD design. This article will lay out the pattern plating process and discuss constraints in the chemistries that must be properly managed to meet the customer's exacting manufacturing tolerances.
Marcy’s Musings: Destination Metallization
10/17/2024 | Marcy LaRont -- Column: Marcy's MusingsTo reach your intended destination, you must have some form of pathway or route upon which to travel. It is much the same with the metallized traces and features on a printed circuit board. They are how electrical signals and power are carried from one point to another in an electronic device. Copper is the most prevalent metal conductor, but other metals are also used to a lesser degree, including gold, silver, tin, and palladium.
Untapped Potential: Automating Warehouse Management Into the Present
10/15/2024 | Josh Casper, Horizon SalesThe push toward automation in electronics manufacturing has led to significant improvements in SMT and through-hole technology (THT) production. Today’s manufacturers are outfitted with precision pick-and-place machines, sophisticated inspection systems, and advanced solder deposition solutions. These investments reflect a broader industry trend toward automating high-value production tasks to boost efficiency, improve quality, and reduce headcount in a shrinking labor market. While the spotlight has rightly focused on automating SMT production, one crucial area remains woefully under-invested: materials storage and handling.