Applied Materials, BE Semiconductor Industries to Accelerate Chip Integration Technology
October 22, 2020 | Globe NewswireEstimated reading time: 2 minutes
Applied Materials, Inc. and BE Semiconductor Industries N.V. announced an agreement to develop the industry’s first complete and proven equipment solution for die-based hybrid bonding, an emerging chip-to-chip interconnect technology that enables heterogeneous chip and subsystem designs for applications including high-performance computing, AI and 5G.
As traditional 2D scaling slows, the semiconductor industry is shifting towards heterogeneous design and chip integration as a new way to deliver improvements in performance, power, area/cost and time-to-market (PPACt). To accelerate this trend, Applied and Besi have formed a joint development program and are establishing a Center of Excellence focused on next-generation chip-to-chip bonding technology. The program harnesses the companies’ respective front- and back-end semiconductor expertise to deliver co-optimized integrated hybrid bonding configurations and equipment solutions for customers.
“Challenges in conventional Moore’s Law scaling are straining the economics and pace of the semiconductor industry’s roadmap,” said Nirmalya Maity, Corporate Vice President of Advanced Packaging at Applied Materials. “Our collaboration with Besi and the formation of a new Hybrid Bonding Center of Excellence are key components of Applied’s strategy to equip customers with a ‘New Playbook’ for driving improvements in PPACt. Applied looks forward to working with Besi to co-optimize our equipment offerings and accelerate advanced heterogeneous integration technology for our customers.”
“We are excited about forming this unique joint development program with Applied Materials which brings together the semiconductor industry’s leading materials engineering and advanced packaging technologies for customers,” said Ruurd Boomsma, CTO of Besi. “Our collaboration can greatly accelerate the adoption and proliferation of hybrid bonding for leading-edge 5G, AI, high-performance computing, data storage and automotive applications.”
Hybrid bonding connects multiple “chiplets” in die form using direct, copper interconnects. This technique enables designers to bring chiplets of various process nodes and technologies into closer physical and electrical proximity so that they perform as well or better than if they were made on a single large, monolithic die. Hybrid bonding is a major improvement over conventional chip packaging because it permits increased chip density and shortens the lengths of the interconnect wiring between chiplets, thereby improving overall performance, power, efficiency and cost.
A complete die-based hybrid bonding equipment solution requires a broad suite of semiconductor manufacturing technologies along with high-speed and extremely precise chiplet placement technology. To achieve this, the joint development program brings together Applied’s semiconductor process expertise in etch, planarization, deposition, wafer cleaning, metrology, inspection and particle defect control with Besi’s leading die placement, interconnect and assembly solutions.
The Center of Excellence will be located at Applied’s Advanced Packaging Development Center in Singapore which is one of the industry’s most advanced wafer-level packaging labs. It enables the foundational building blocks of heterogenous integration in a 17,300-square-foot Class 10 cleanroom with full lines of wafer-level packaging equipment. The Center of Excellence will provide customers a platform to accelerate the development of custom hybrid bonding test vehicles including design, modeling, simulation, fabrication and testing.
Suggested Items
Atotech to Participate at KPCA Show 2024
09/03/2024 | AtotechMKS’ Atotech will participate in this year’s KPCA Show 2024 in Incheon, held at Songdo Convensia from September 4-6, 2024.
Victory Announces Breakthrough in PCB Technology with New Product Launch
08/29/2024 | openPRShenzhen Victory Electronics Technology Co., Ltd., a leader in the printed circuit board (PCB) manufacturing industry, is proud to announce the successful development of a groundbreaking new product.
Connect the Dots: Designing for Reality—Electroless Copper
08/28/2024 | Matt Stevenson -- Column: Connect the DotsRoll up your sleeves because it's time to get messy. In a recent episode of I-Connect007’s On the Line with… podcast, we discussed electroless copper deposition. This process deposits a copper layer into the through-holes and vias of what will eventually be a PCB. Electroless copper deposition feels like a black box to many people. It sort of looks like a black box, too. The boards go in one side, come out the other, and emerge differently. So, let's crack open that black box and look inside.
Maximizing ROI Through Better Wet Process Control
08/20/2024 | I-Connect007 Editorial Team“When things get out of control, the variation in your wet process begins,” says Mike Carano,. “Just because they look like good boards and may even pass electrical test, it does not necessarily mean you have good boards. Once the chemistry is headed toward the right or left side of the process control parameter cliff, the plating is compromised. If the copper is thinner than it should be, when the customer puts it into service, the board may fail after 500 cycles vs. the requisite 1,000 or 2,000 cycles. The root cause issue is that you plated 7/10ths of a mil of copper instead of one-mil of copper because you were not controlling your process. The fact that you passed your own electric test becomes inconsequential.”
The Chemical Connection: Controlling an Alkaline Etch Bath With Low Copper Loading
08/07/2024 | Don Ball -- Column: The Chemical ConnectionThis month, I wanted to continue my discussion on how much process control is actually needed for high-density circuit production. However, in the last month, I have been called on to help with a specific process control problem: how to control an alkaline etch bath when you’re not etching much copper. This problem has been cropping up more frequently as smaller shops (and a few larger ones) concentrate on low-volume, high-value plated through-hole panels such as prototypes, resistor cores, etc.