Applied Materials, BE Semiconductor Industries to Accelerate Chip Integration Technology
October 22, 2020 | Globe NewswireEstimated reading time: 2 minutes
Applied Materials, Inc. and BE Semiconductor Industries N.V. announced an agreement to develop the industry’s first complete and proven equipment solution for die-based hybrid bonding, an emerging chip-to-chip interconnect technology that enables heterogeneous chip and subsystem designs for applications including high-performance computing, AI and 5G.
As traditional 2D scaling slows, the semiconductor industry is shifting towards heterogeneous design and chip integration as a new way to deliver improvements in performance, power, area/cost and time-to-market (PPACt). To accelerate this trend, Applied and Besi have formed a joint development program and are establishing a Center of Excellence focused on next-generation chip-to-chip bonding technology. The program harnesses the companies’ respective front- and back-end semiconductor expertise to deliver co-optimized integrated hybrid bonding configurations and equipment solutions for customers.
“Challenges in conventional Moore’s Law scaling are straining the economics and pace of the semiconductor industry’s roadmap,” said Nirmalya Maity, Corporate Vice President of Advanced Packaging at Applied Materials. “Our collaboration with Besi and the formation of a new Hybrid Bonding Center of Excellence are key components of Applied’s strategy to equip customers with a ‘New Playbook’ for driving improvements in PPACt. Applied looks forward to working with Besi to co-optimize our equipment offerings and accelerate advanced heterogeneous integration technology for our customers.”
“We are excited about forming this unique joint development program with Applied Materials which brings together the semiconductor industry’s leading materials engineering and advanced packaging technologies for customers,” said Ruurd Boomsma, CTO of Besi. “Our collaboration can greatly accelerate the adoption and proliferation of hybrid bonding for leading-edge 5G, AI, high-performance computing, data storage and automotive applications.”
Hybrid bonding connects multiple “chiplets” in die form using direct, copper interconnects. This technique enables designers to bring chiplets of various process nodes and technologies into closer physical and electrical proximity so that they perform as well or better than if they were made on a single large, monolithic die. Hybrid bonding is a major improvement over conventional chip packaging because it permits increased chip density and shortens the lengths of the interconnect wiring between chiplets, thereby improving overall performance, power, efficiency and cost.
A complete die-based hybrid bonding equipment solution requires a broad suite of semiconductor manufacturing technologies along with high-speed and extremely precise chiplet placement technology. To achieve this, the joint development program brings together Applied’s semiconductor process expertise in etch, planarization, deposition, wafer cleaning, metrology, inspection and particle defect control with Besi’s leading die placement, interconnect and assembly solutions.
The Center of Excellence will be located at Applied’s Advanced Packaging Development Center in Singapore which is one of the industry’s most advanced wafer-level packaging labs. It enables the foundational building blocks of heterogenous integration in a 17,300-square-foot Class 10 cleanroom with full lines of wafer-level packaging equipment. The Center of Excellence will provide customers a platform to accelerate the development of custom hybrid bonding test vehicles including design, modeling, simulation, fabrication and testing.
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/18/2025 | Nolan Johnson, I-Connect007It may be the middle of the summer, but the news doesn’t quit, and there’s plenty to talk about this week, whether you’re talking technical or on a global scale. When I have to choose six items instead of my regular five, you know it’s good. I start by highlighting my interview with Martyn Gaudion on his latest book, share some concerning tariff news, follow that up with some promising (and not-so-promising) investments, and feature a paper from last January’s inaugural Pan-European Design Conference.
Elephantech Launches World’s Smallest-Class Copper Nanofiller
07/17/2025 | ElephantechJapanese deep-tech startup Elephantech has launched its cutting-edge 15 nm class copper nanofiller – the smallest class available globally. This breakthrough makes Elephantech one of the first companies in the world to provide such advanced material for commercial use.
Copper Price Surge Raises Alarms for Electronics
07/15/2025 | Global Electronics Association Advocacy and Government Relations TeamThe copper market is experiencing major turbulence in the wake of U.S. President Donald Trump’s announcement of a 50% tariff on imported copper effective Aug. 1. Recent news reports, including from the New York Times, sent U.S. copper futures soaring to record highs, climbing nearly 13% in a single day as manufacturers braced for supply shocks and surging costs.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
07/11/2025 | Andy Shaughnessy, Design007 MagazineThis week, we have quite a variety of news items and articles for you. News continues to stream out of Washington, D.C., with tariffs rearing their controversial head again. Because these tariffs are targeted at overseas copper manufacturers, this news has a direct effect on our industry.I-Connect007 Editor’s Choice: Five Must-Reads for the Week
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.