IPC-2581 Revision C: Complete Build Intent for Rigid-Flex
April 30, 2021 | Ed Acheson, Cadence Design SystemsEstimated reading time: 1 minute

With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.
Continuing to review the design documents, I verify that the bend locations are defined with information about the radius of the bends with a detail about how the final product looks when all bending is complete, ensuring that the folds are made in the correct order. I hope all information is contained in the documentation, and there will be no calls from the fabricator delaying the product. With all these documents and details left open to interpretation, there must be a way to send this data more intelligently.
Enter IPC-2581 Revision C
There is a way to transfer this data digitally, reducing the need for various forms of drawing details in a document. The new IPC-2581 Revision C format eliminates the need to manually—and painstakingly—create these details in a fabrication drawing. It uses the design data to explicitly define the multiple aspects of a rigid-flex design. How? Let’s look at how some of the details are sent digitally.
First, let’s look at stackup and general board structure. In the design tool, the different stackup details are created, with one or more rigid stackup definitions (8-layer vs. 4-layer, etc.) as well as several flex stackup structures (1 or 2 copper layers, etc.). In my design database a boundary is defined and the stackup data is assigned to those boundaries. This data is then placed into the IPC-2581C format containing the links of each stackup to each boundary association. These are known in IPC-2581 terms as stackup groups assigned to stackup zones. A by-product of these connections is the ability to define the outline profile for each copper and dielectric layer, a key tool for the fabricator.
To read this entire article, which appeared in the March 2021 issue of Design007 Magazine, click here.
Suggested Items
Designers Notebook: Addressing Future Challenges for Designers
02/06/2025 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board is and will probably continue to be the base platform for most electronics. With the proliferation of new generations of high I/O, fine-pitch surface mount semiconductor package variations, circuit interconnect is an insignificant factor. Circuit board designers continually face challenges such as component quantity and complexity, limited surface area, and meeting the circuit board’s cost target. The printed circuit design engineer’s prominent position demands the development of efficiently manufacturable products that perform without compromise.
DesignCon 2025, Day 2: It’s All About AI
01/30/2025 | Marcy LaRont, I-Connect007It’s hard to get away from the topic of artificial intelligence, but why would you? It’s everywhere and in everything, and my time attending presentations about AI at DesignCon 2025 was well worth it. The conference’s agenda featured engaging presentations and discussions focused on the technological advancements in AI, big data centers, and memory innovations, emphasizing the critical relationship between processors and circuit boards.
Beyond Design: Electro-optical Circuit Boards
01/22/2025 | Barry Olney -- Column: Beyond DesignPredicting the role of PCB designers in 10 years is a challenge. If only I had a crystal ball. However, we know that as technology progresses, the limitations of copper PCBs are increasingly apparent, particularly regarding speed, bandwidth, and signal integrity. Innovations such as optical interconnects and photonic integrated circuits are setting the stage for the next generation of PCBs, delivering higher performance and efficiency. The future of PCB design will probably incorporate these new technologies to address the challenges of traditional copper-based designs.
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
01/07/2025 | Vern Solberg -- Column: Designer's NotebookTo accommodate new generations of high I/O semiconductor packaging, printed circuit board fabrication technology has had to undergo significant changes in both the process methods and the criteria for base material selection and construction sequence (stackup). Many of the new high-function multi-core semiconductor package families require more terminals than their predecessors, requiring a significantly narrower terminal pitch. Interconnecting these very fine-pitch, high I/O semiconductors to the PCB is made possible by an intermediate element referred to as an interposer.
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... High Performance Materials, Chapter 4
01/02/2025 | I-Connect007In Chapter 4, Michael Gay discusses the two main types of copper foil used for PCB boards today: electrodeposited (ED) foil and rolled annealed (RA) foil. He also explains the pros and cons of each, and provides an update of the latest innovations in copper foil technology.