Ultra-Clean Fabrication Platform Produces Nearly Ideal 2D Transistors
May 20, 2019 | Columbia EngineeringEstimated reading time: 3 minutes

Semiconductors, which are the basic building blocks of transistors, microprocessors, lasers, and LEDs, have driven advances in computing, memory, communications, and lighting technologies since the mid-20th century. Recently discovered two-dimensional (2D) materials, which feature many superlative properties, have the potential to advance these technologies, but creating 2D devices with both good electrical contacts and stable performance has proved challenging.
Image Caption: A Hall-bar device structure (see inset) is wire-bonded to a 16-pin chip-carrier. The chip-carrier allows for extensive electrical characterization of the device at both low temperatures and high magnetic fields.
Researchers at Columbia Engineering report that they have demonstrated a nearly ideal transistor made from a two-dimensional material stack—with only a two-atom-thick semiconducting layer—by developing a completely clean and damage-free fabrication process. Their method shows vastly improved performance compared to 2D semiconductors fabricated with a conventional process, and could provide a scalable platform for creating ultra-clean devices in the future.
“Making devices out of 2D materials is a messy business,” says James Teherani, assistant professor of electrical engineering. “Devices vary wildly from run to run and often degrade so fast that you see performance diminish while you’re still measuring them.”
Having grown tired of the inconsistent results, Teherani’s team set out to develop a better way to make stable devices. “So,” he explains, “we decided to separate the pristine device from the dirty fabrication processes that lead to variability.”
As shown in this new study, Teherani and his colleagues developed a two-step, ultra-clean nanofabrication process that separates the “messy” steps of fabrication—those that involve “dirty” metallization, chemicals, and polymers used to form electrical connections to the device—from the active semiconductor layer. Once they complete the messy fabrication, they could pick up the contacts and transfer them onto the clean active device layer, preserving the integrity of both layers.
“The thinness of these semiconductors is a blessing and a curse,” says Teherani. “While the thinness allows them to be transparent and to be picked up and placed wherever you want them, the thinness also means there's nearly zero volume—the device is almost entirely surface. Because of this, any surface dirt or contamination will really degrade a device.”
Currently, most devices are not encapsulated with a layer that protects the surface and contacts from contamination during fabrication. Teherani’s team showed that their method can now not only protect the semiconductor layer so that they don't see performance degradation over time, but it can also yield high performance devices.
Teherani collaborated with Jim Hone, Wang Fong-Jen Professor of Mechanical Engineering, making use of the fabrication and analysis facilities of the Columbia Nano Initiative and the National Science Foundation-funded Materials Research Science and Engineering Center at Columbia. The team made the transferred contacts from metal embedded in insulating hexagonal boron nitride (h-BN) outside a glovebox and then dry-transferred the contact layer onto the 2D semiconductor, which was kept pristine inside a nitrogen glovebox. This process prevents direct-metallization-induced damage while simultaneously providing encapsulation to protect the device.
The fabrication process for transferred contacts that yield nearly ideal transistors. Transferred contacts prevent contamination and damage to the 2D semiconductor that occur during fabrication of conventional contacts.
Video on the differences between 2D and 3D materials
Video on the step-by-step nanofabrication of 2D material stacks
Now that the researchers have developed a stable, repeatable process, they are using the platform to make devices that can move out of the lab into real-world engineering problems.
“The development of high performance 2D devices requires advances in the semiconductor materials from which they are made,” Teherani adds. “More precise tools like ours will enable us to build more complex structures with potentially greater functionality and better performance.”
About Columbia Engineering
Columbia Engineering, based in New York City, is one of the top engineering schools in the U.S. and one of the oldest in the nation. Also known as The Fu Foundation School of Engineering and Applied Science, the School expands knowledge and advances technology through the pioneering research of its more than 220 faculty, while educating undergraduate and graduate students in a collaborative environment to become leaders informed by a firm foundation in engineering. The School’s faculty are at the center of the University’s cross-disciplinary research, contributing to the Data Science Institute, Earth Institute, Zuckerman Mind Brain Behavior Institute, Precision Medicine Initiative, and the Columbia Nano Initiative. Guided by its strategic vision, “Columbia Engineering for Humanity,” the School aims to translate ideas into innovations that foster a sustainable, healthy, secure, connected, and creative humanity.
Suggested Items
In Pursuit of Perfection: Defect Reduction—May 2025 PCB007 Magazine Now Available
05/15/2025 | I-Connect007 Editorial TeamFor bare PCB board fabrication, defect reduction is a critical aspect of a company's bottom line profitability. In the May 2025 issue of PCB007 Magazine, we examine the imaging, etching, and plating processes, as well as product traceability on the shop floor, providing information and insight into how you can reduce your defects and increase yields.
Pluritec: Growth Depends on Developing Next-gen Products
05/15/2025 | Marcy LaRont, PCB007 MagazineMaurizio Bonati, VP of sales at Pluritec, says a new generation of products has driven strong business performance and a significant backlog. However, there’s a concern about the potential negative impact of tariffs. Pluritec is taking proactive measures to minimize these effects by focusing on enhancing equipment capabilities, automating processes, and expanding customer support.
Corning Collaborates with Broadcom to Accelerate AI Data Center Processing Capacity
05/14/2025 | BUSINESS WIRECorning Incorporated, a world leader in glass science and optical physics, today announced a collaboration with Broadcom Incorporated, a leading supplier in the semiconductor field, on a co-packaged optics (CPO) infrastructure that will significantly increase processing capacity within data centers.
Breaking Down Barriers: The Connectivity of Machines in SMT Production Lines
05/14/2025 | Bill Cardoso, Creative ElectronAs the world increasingly moves toward erecting trade barriers, we find ourselves in a paradox. Across the globe, the rise in tariffs and protectionist policies is creating a more fragmented global economy, with nations seeking to insulate themselves from external economic pressures. However, within the confines of the SMT production line, the trend is moving in precisely the opposite direction—toward greater connectivity, integration, and collaboration. Rather than isolating one machine from another, SMT production lines are increasingly interconnected, with data being shared across various stages of the process to improve quality, efficiency, and defect detection.
indie Semiconductor Reports Q1 2025 Results
05/13/2025 | BUSINESS WIREindie Semiconductor, Inc., an automotive solutions innovator, today announced first quarter results for the period ended March 31, 2025. Q1 revenue was up 3.3 percent year-over-year to $54.1 million with Non-GAAP gross margin of 49.5 percent. On a GAAP basis, first quarter 2025 operating loss was $38.9 million compared to $49.6 million a year ago.