Compound Photonics Backplane Enables World’s Smallest MicroLED AR Displays
May 5, 2020 | Business WireEstimated reading time: 2 minutes
Compound Photonics US Corporation (CP), a global leader providing compact high-resolution microdisplay solutions for Augmented and Mixed Reality (AR/MR), announces today the wide availability of its high-performance digital backplane to leading microLED developers worldwide for integration into complete microdisplay subsystems.
CP re-engineered its market-ready LCoS backplane technology into an innovative constant current drive configuration for microLED pixels based on its industry-leading 0.26” diagonal (~3 ?m pixel) 1080p display format. microLED developers can accelerate their time to market by bonding their devices to a backplane driven by CP’s field-proven NOVA display drive architecture to enable complete display subsystems meeting critical AR requirements for compactness, optical performance and brightness with high frame rate, low latency and low power consumption.
“Our custom, constant current pixel circuit design provides greater tolerance to forward voltage variation and IR drops in the microLED array resulting in a previously unattainable level of uniformity. It additionally features globally on-the-fly programmable pixel current control that greatly increases the system bandwidth, enabling higher frame rates while maintaining full bit depth,” commented Ian Kyles, CP Vice President of Electrical/Software Engineering. “The backplane also has additional steering pixels beyond its native 2048x1080 resolution to enhance alignment/integration of the display within the optical system.”
MicroLED developers using this backplane can access CP’s monolithic integrated display module (IDM) (7.25 x 15.5 x 3.1 mm) with a low pin count interconnect and a direct MIPI input packaged into a compact subsystem amenable to smaller optical engine size. The IDM integrates CP’s proprietary NOVA drive architecture’s software defined platform to enable customizable frame-by-frame control of video frame rates (up to 240 Hz), bit depth, and other parameters to optimize for low latency, short persistence and low power while maintaining near 100% duty cycle according to type of image content and use case.
Andrew Shih, CP’s Marketing and Business Development Manager continued, “Process integration compatibility is also important, as bonding of the microLED array to the backplane requires a highly planar interface. CP’s backplane wafers feature excellent planarity, a direct benefit from extensive process tuning work to meet earlier LCoS requirements. By partnering with CP, whose backplane technology facilitates both wafer level process integration and a direct path to a complete NOVA-based microdisplay subsystem solution, microLED developers can focus on their core competencies in compound semiconductor photonic device engineering and process development while reducing development time and cost.”
A provisional backplane reference specification is presently available for customer review and CP is currently accepting engagements with leading microLED developers.
Suggested Items
Argonne, Toyota Collaborate on Cutting-Edge Battery Recycling Process
05/01/2024 | BUSINESS WIREThe U.S. Department of Energy’s (DOE) Argonne National Laboratory has recently launched a collaboration with Toyota Motor North America that could reduce the nation’s reliance on foreign sources of battery materials.
Real Time with… IPC APEX EXPO 2024: Outlining Rehm's Innovations and Global Presence
05/01/2024 | Real Time with...IPC APEX EXPOMichael Hanke, the chief sales officer for Rehm Thermal Systems, shares insights on the North American market, new machinery, and software development. He also discusses Rehm's turnkey solutions, process flexibility, global presence, and the dedicated team of 700 employees working on global solutions.
The Knowledge Base: A CM’s Perspective on Box Build Practices
04/30/2024 | Mike Konrad -- Column: The Knowledge BaseIn the ever-evolving landscape of electronics manufacturing, the box-build process stands out as a critical phase that bridges the gap between individual component manufacturing and the delivery of a fully functional electronic system. This intricate procedure, encompassing the assembly of everything from PCBs to wire harnesses and mechanical enclosures, demands a high level of precision, efficiency, and innovation. As the electronics assembly industry expands and diversifies, understanding the best practices within box-build assembly has become paramount for manufacturers aiming to stay ahead in a competitive market.
TSMC Certifies Ansys Multiphysics Platforms, Enabling Next-Gen AI and HPC Chips
04/30/2024 | PRNewswireAnsys announced the certification of its power integrity platforms for TSMC's N2 technology full production release. Both Ansys RedHawk-SC and Ansys Totem are certified for power integrity signoff on the N2 process, delivering significant speed and power advantages for high performance computing, mobile chips, and 3D-IC designs.
Koh Young Showcases Award-winning Inspection Solutions at SMTconnect with SmartRep in Hall 4A.225
04/25/2024 | Koh Young TechnologyKoh Young Technology, the industry leader in True 3D measurement-based inspection solutions, will showcase an array of award-winning inspection and measurement solutions at SMTconnect alongside its sales partner, SmartRep, in booth 4A.225 at NürnbergMesse from June 11-13, 2023. The following offers a glimpse into what Koh Young will present at the tradeshow: