Kneron Boosts On-Device Edge AI Computing Performance With Cadence Tensilica IP
September 2, 2020 | Business WireEstimated reading time: 1 minute
Cadence Design Systems, Inc. announced that Kneron, a leading provider of on-device edge AI solutions, has integrated the Cadence® Tensilica® Vision P6 DSP in its next-generation KL720, a 1.4TOPS AI system-on-chip (SoC) targeted for AI of things (AIoT), smart home, smart surveillance, security, robotics and industrial control applications. Demonstrating its continued leadership in the low-power, high-performance vision DSP market, the Tensilica Vision P6 DSP provides Kneron with up to 2X faster performance for computer vision and neural network processing compared to its prior-generation SoC, while delivering the power efficiency crucial for edge AI.
In designing the KL720, Kneron prioritized design flexibility and configurability for its customers, promoting seamless AI development and deployment when using the new platform. Through its scalable Xtensa® architecture and the Xtensa Neural Network Compiler (XNNC), the Tensilica Vision P6 DSP provided Kneron with the flexibility and compute efficiency to easily adapt to the demands of the latest algorithms on the edge.
“Removing hurdles and making AI algorithm deployment on our platform easy is key for us and our customers’ success as our mission is to enable AI everywhere, for everyone,” said Albert Liu, founder and CEO of Kneron. “The Tensilica Vision P6 DSP packs a lot of compute capacity to tackle the latest AI challenges. Additionally, Cadence’s electronic design automation full flow along with on-site support helped tremendously to speed up IP integration and reduce time to market.”
Part of the broader Tensilica AI IP offering at Cadence, the Tensilica Vision P6 DSP has been adopted by a number of leading companies in the mobile, AR/VR, AIoT, surveillance and automotive markets. It supports the company’s Intelligent System Design™ strategy, delivering pervasive intelligence.
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.