BLT Joins Microchip Partner Program as Design Partner
September 17, 2025 | BUSINESS WIREEstimated reading time: 1 minute
BLT, a U.S.-owned and operated engineering design services firm announced it has joined the Microchip Design Partner Program. This strategic partnership enhances BLT's ability to deliver cutting-edge, high-reliability design solutions across aerospace and defense, space, commercial and intelligence markets.
The Microchip Design Partner Program connects selected engineering firms with Microchip's full ecosystem of devices, development tools, and technical resources. BLT has decades of experience integrating Microchip parts into client solutions, and this partnership further expands their ability to leverage Microchip's microcontrollers, analog and mixed-signal devices, FPGAs, and SoCs. With direct access to Microchip's technology portfolio and ecosystem, this partnership enhances BLT's ability to deliver mission-critical designs, while helping clients accelerate development cycles and reduce time to deployment.
BLT's proven decades of expertise in custom electronics, FPGA and SoC design, embedded software, and systems engineering, combined now with Microchip's technology ecosystem, enables optimized, scalable solutions tailored to the unique challenges of aerospace, space, and defense applications.
"We're thrilled to become a Microchip Design Partner," said Ed McCauley, President and Founder of BLT. "BLT's commitment to solving challenging engineering problems for our Clients is strengthened by this partnership. Microchip's technology leadership, combined with our proven engineering capabilities, allows us to help our Clients bring complex projects to market faster, more affordably, and with the confidence that their systems will perform in the harshest environments."
Serving customers nationwide from its headquarters in Columbia, MD, and its state-of-the-art Innovation Center in Melbourne, FL, BLT focuses on quality, precision, and cutting-edge technology. Its expertise spans custom electronics design, systems engineering, and program management, enabling the development of tailored solutions to meet the evolving challenges of the space, aerospace, and defense sectors.
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
FlashPCB Names Matthew Belknap Production Manager as Operations Continue to Ramp
04/21/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, has promoted Matthew Belknap to Production Manager, following his recent start with the company earlier this year.
FlashPCB Welcomes Adam Broeckert, EIT as Manufacturing Engineer
04/20/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, is pleased to announce the addition of Adam Broeckert, EIT, as Manufacturing Engineer.
Single Pair Ethernet (SPE): A Valuable Option for Modern Designs
04/20/2026 | Marcy LaRont, I-Connect007When it comes to designing PCBs and full systems for increasingly complex electronics hardware, who doesn’t want to reduce complexity and cost? Single-Pair Ethernet (SPE) has emerged as a solution and is gaining rapid attention across industrial electronics and PCB design because it enables Ethernet communication over a single twisted pair, replacing the traditional two- or four-pair cabling used in standard Ethernet networks. This seemingly simple shift has significant implications for designers: smaller connectors, reduced cable weight, longer reach, and the ability to carry both data and power over a single pair.
DARPA Launches HARQ Program to Integrate Diverse Qubits for Scalable Quantum Computing
04/20/2026 | DARPADARPA has launched the Heterogeneous Architectures for Quantum (HARQ) program, an effort aimed at overcoming one of the most persistent barriers in quantum computing: how to move beyond single-technology systems to achieve and scale practical, high-impact applications.